View in EDS

Implementation of Adder Circuits using Majority Functions on Memristor Crossbar.

Saved in:
Bibliographic Details
Title: Implementation of Adder Circuits using Majority Functions on Memristor Crossbar.
Authors: Samanta, Pravanjan1 (AUTHOR) pravanjan2008@gmail.com, Das, Partha Pratim2 (AUTHOR) ppd@cse.iitkgp.ac.in, Sengupta, Indranil2 (AUTHOR) isg@iitkgp.ac.in
Source: Journal of Circuits, Systems & Computers. 10/1/2026, Vol. 35 Issue 17, p1-19. 19p.
Subjects: Adders (Digital electronics), Memristors, Threshold logic, Boolean algebra
Abstract: The integration of both memory and computation within memristive devices has emerged as a promising approach in the domain of in-memory computing (IMC). Among various architectures, memristor-based crossbars offer high packing density, scalability and compatibility with CMOS technology, enabling not only dense storage but also efficient implementation of Boolean logic functions. Majority logic, in particular, has shown superior efficiency over conventional logic primitives across several nanotechnologies. This work presents an adder design leveraging the majority logic function (MJF), including the realization of a full adder and a ripple carry adder directly within the IMC framework. The design assumes the availability of both nominal and complementary input data within the crossbar, allowing computation to be performed entirely in memristors. To mitigate the sneak path problem and associated read disturbances, we employ a one-transistor–one-memristor (1T1R) crossbar structure using 45 nm nMOS transistors in conjunction with the VTEAM memristor model. Furthermore, we propose a resource-constrained mapping technique for implementing arbitrary logic functions using MJF within the 1T1R crossbar. Simulation results demonstrate substantial performance gains, achieving up to 90% reduction in computation steps and 70% improvement in memristor utilization compared to existing IMC approaches. [ABSTRACT FROM AUTHOR]
Copyright of Journal of Circuits, Systems & Computers is the property of World Scientific Publishing Company and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Description
Abstract:The integration of both memory and computation within memristive devices has emerged as a promising approach in the domain of in-memory computing (IMC). Among various architectures, memristor-based crossbars offer high packing density, scalability and compatibility with CMOS technology, enabling not only dense storage but also efficient implementation of Boolean logic functions. Majority logic, in particular, has shown superior efficiency over conventional logic primitives across several nanotechnologies. This work presents an adder design leveraging the majority logic function (MJF), including the realization of a full adder and a ripple carry adder directly within the IMC framework. The design assumes the availability of both nominal and complementary input data within the crossbar, allowing computation to be performed entirely in memristors. To mitigate the sneak path problem and associated read disturbances, we employ a one-transistor–one-memristor (1T1R) crossbar structure using 45 nm nMOS transistors in conjunction with the VTEAM memristor model. Furthermore, we propose a resource-constrained mapping technique for implementing arbitrary logic functions using MJF within the 1T1R crossbar. Simulation results demonstrate substantial performance gains, achieving up to 90% reduction in computation steps and 70% improvement in memristor utilization compared to existing IMC approaches. [ABSTRACT FROM AUTHOR]
ISSN:02181266
DOI:10.1142/S0218126626501537