Text this: Linear Formal Verification of Multi-Valued Logic Circuits within Constant Cutwidth Architectures.