View in EDS

A Novel Nano-Scale Shift Register Architecture with Rest Function Based on Quantum Dots.

Saved in:
Bibliographic Details
Title: A Novel Nano-Scale Shift Register Architecture with Rest Function Based on Quantum Dots.
Authors: Fu, Li1 (AUTHOR) fuli@hlbec.edu.cn, Seyedi, Saeid2 (AUTHOR) s.seyedi@eng.basu.ac.ir
Source: IETE Journal of Research. Feb/Mar2026, Vol. 72 Issue 2/3, p557-562. 6p.
Subjects: Shift registers, Multilayers, Nanoelectronics, Simulation software, Applied sciences, Cellular automata
Abstract: Quantum-dot cellular automata (QCA) give CMOS technology many advantages, including very low power consumption, increased clock speed, inherent noise immunity and high scalability. As CMOS technology is becoming obsolete due to its lower power efficiency, decreased speeds, susceptibility to noise interference, and lower scalability, QCA nanotechnology is an appropriate substitute. Shift registers are used in QCA's digital circuit and memory cell design. This work proposes new designs for shift registers in nanotechnology in QCA using a D-latch gate configuration distributed across three layers. The multi-layer structure is high-speed with a comparably low cell count, which is low in comparison with conventional designs. In addition, the circuit also provides direct access to outputs and inputs, an element that was greatly overlooked in earlier designs. Another highlight feature of this circuit is a reset pin for shift registers utilized by microprocessors. Something that even the majority of previous designs lacked, this paper proposes a new design for a shift register circuit featuring a reorganize pin. This design is also new in terms of stability, cell count, and area consumed compared with other designs not designed with reset capability. Design performance analysis was done through simulation with the software tool QCADesigner 2.0.3, which demonstrated good characteristics in the dimensions of size and complexity. [ABSTRACT FROM AUTHOR]
Copyright of IETE Journal of Research is the property of Taylor & Francis Ltd and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Description
Abstract:Quantum-dot cellular automata (QCA) give CMOS technology many advantages, including very low power consumption, increased clock speed, inherent noise immunity and high scalability. As CMOS technology is becoming obsolete due to its lower power efficiency, decreased speeds, susceptibility to noise interference, and lower scalability, QCA nanotechnology is an appropriate substitute. Shift registers are used in QCA's digital circuit and memory cell design. This work proposes new designs for shift registers in nanotechnology in QCA using a D-latch gate configuration distributed across three layers. The multi-layer structure is high-speed with a comparably low cell count, which is low in comparison with conventional designs. In addition, the circuit also provides direct access to outputs and inputs, an element that was greatly overlooked in earlier designs. Another highlight feature of this circuit is a reset pin for shift registers utilized by microprocessors. Something that even the majority of previous designs lacked, this paper proposes a new design for a shift register circuit featuring a reorganize pin. This design is also new in terms of stability, cell count, and area consumed compared with other designs not designed with reset capability. Design performance analysis was done through simulation with the software tool QCADesigner 2.0.3, which demonstrated good characteristics in the dimensions of size and complexity. [ABSTRACT FROM AUTHOR]
ISSN:03772063
DOI:10.1080/03772063.2025.2577828