A novel RISC-V core for the networking processing processor with bit-level custom instructions and thread-aware fetching architecture. - Chen, Jiakun; Fu, Yuanming; Lian, Yuyu; Han, Jianhui; Pi, Jianyuan; Ling, Ming (Integration: The VLSI Journal, 2026)