View in EDS

Low-Power Design and Estimation of VLSI CMOS Architectures Using approximate Arithmetic for Digital Filter Applications.

Saved in:
Bibliographic Details
Title: Low-Power Design and Estimation of VLSI CMOS Architectures Using approximate Arithmetic for Digital Filter Applications.
Authors: Prasath, C. Arun1 (AUTHOR) arunprasath_2004@yahoo.co.in, Shankar, C. Gowri2 (AUTHOR) cgowrishankar99@outlook.com
Source: Circuits, Systems & Signal Processing. Jul2026, Vol. 45 Issue 7, p5483-5505. 23p.
Subjects: CMOS integrated circuits, Power aware computing, Digital electric filters, Power measurement (Electricity), Digital filters (Mathematics), Arithmetic, Signal processing
Abstract: Power estimation and minimization are inherent problems in VLSI CMOS circuit design, especially for signal processing applications such as Variable Digital Filters (VDFs), which demand high performance and low energy consumption. This work proposes an energy-efficient VLSI design for variable digital filtering by utilizing all-pass transformation (APT) techniques in combination with specially designed low-power approximate computing units: a floating-point adder (LP-AFPA) and a compressor-based multiplier (LP-CAM). These modules are made in such a way that they consume dynamic power by minimizing switching activity and logic depth. Power estimation, performed by Xilinx ISE 14.5 with an operating frequency of 210.87 MHz, shows remarkable improvements: the new architecture consumes up to 38.9% less power. It has 11.9% less delay compared to traditional approaches. The VLSI filter proposed herein was also extremely computationally accurate with 92% accuracy, 0.08 MAE, and 27.17 dB PSNR while still holding computational complexity of O(n). These observations corroborate the usability of approximation methods in reducing the power consumption of VLSI CMOS technology indicating that the approach proposed is exceedingly appropriate for implementing next-generation low-power digital filters. [ABSTRACT FROM AUTHOR]
Copyright of Circuits, Systems & Signal Processing is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Description
Abstract:Power estimation and minimization are inherent problems in VLSI CMOS circuit design, especially for signal processing applications such as Variable Digital Filters (VDFs), which demand high performance and low energy consumption. This work proposes an energy-efficient VLSI design for variable digital filtering by utilizing all-pass transformation (APT) techniques in combination with specially designed low-power approximate computing units: a floating-point adder (LP-AFPA) and a compressor-based multiplier (LP-CAM). These modules are made in such a way that they consume dynamic power by minimizing switching activity and logic depth. Power estimation, performed by Xilinx ISE 14.5 with an operating frequency of 210.87 MHz, shows remarkable improvements: the new architecture consumes up to 38.9% less power. It has 11.9% less delay compared to traditional approaches. The VLSI filter proposed herein was also extremely computationally accurate with 92% accuracy, 0.08 MAE, and 27.17 dB PSNR while still holding computational complexity of O(n). These observations corroborate the usability of approximation methods in reducing the power consumption of VLSI CMOS technology indicating that the approach proposed is exceedingly appropriate for implementing next-generation low-power digital filters. [ABSTRACT FROM AUTHOR]
ISSN:0278081X
DOI:10.1007/s00034-025-03371-8