Bibliographic Details
| Title: |
Verification and fault synthesis algorithm at switch-level |
| Authors: |
Javaheri, M. Reza1, Sedaghat, Reza rsedagha@ee.ryerson.ca, Kant, Leo1, Zalev, Jason1 |
| Source: |
Microprocessors & Microsystems. Jun2006, Vol. 30 Issue 4, p199-208. 10p. |
| Subjects: |
Algorithms, Complementary metal oxide semiconductors, Technology, Algebra |
| Abstract: |
Abstract: Switch-level simulation has become a common means for accurate modelling of CMOS circuit behaviour and testing. This paper presents an algorithm for modelling CMOS circuits with an arithmetic solution for circuit verification and fault synthesis. This new approach is capable of simulating multiple fault injection into the circuit and speeds up switch-level simulation. Another advantage of this algorithm is its application in the mapping of single and multiple faults from switch-level to gate level as well as its function as a multi level model. Multiple faults can be of the same or different types. Experimental results show that the algorithm is successful and reliable for CMOS technology. [Copyright &y& Elsevier] |
|
Copyright of Microprocessors & Microsystems is the property of Elsevier B.V. and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) |
| Database: |
Engineering Source |
