Nebelung: Execution Environment for Transactional OpenMP.
Saved in:
| Title: | Nebelung: Execution Environment for Transactional OpenMP. |
|---|---|
| Authors: | Milovanović, Miloš1,2 milos.milovanovic@bsc.es, Ferrer, Roger1,2 roger.ferrer@bsc.es, Gajinov, Vladimir1,2, Unsal, Osman1 osman.unsal@bsc.es, Cristal, Adrian1 adrian.cristal@bsc.es, Ayguadé, Eduard2 eduard@ac.upc.edu, Valero, Mateo2 mateo@ac.upc.edu |
| Source: | International Journal of Parallel Programming. Jun2008, Vol. 36 Issue 3, p326-346. 21p. 13 Diagrams, 4 Graphs. |
| Subjects: | Multiprocessors, Multiprogramming (Electronic computers), Array processors, Distributed shared memory, Multi-Batch (Electronic computer system), Programming languages, Electronic systems, Computers, Parallel processing |
| Abstract: | Future generations of Chip Multiprocessors (CMP) will provide dozens or even hundreds of cores inside the chip. Writing applications that benefit from the massive computational power offered by these chips is not going to be an easy task for mainstream programmers who are used to sequential algorithms rather than parallel ones. This paper explores the possibility of using Transactional Memory (TM) in OpenMP, the industrial standard for writing parallel programs on shared-memory architectures, for C, C++ and Fortran. One of the major complexities in writing OpenMP applications is the use of critical regions (locks), atomic regions and barriers to synchronize the execution of parallel activities in threads. TM has been proposed as a mechanism that abstracts some of the complexities associated with concurrent access to shared data while enabling scalable performance. The paper presents a first proof-of-concept implementation of OpenMP with TM. Some language extensions to OpenMP are proposed to express transactions. These extensions are implemented in our source-to-source OpenMP Mercurium compiler and our Software Transactional Memory (STM) runtime system Nebelung that supports the code generated by Mercurium. Hardware Transactional Memory (HTM) or Hardware-assisted STM (HaSTM) are seen as possible paths to make the tandem TM-OpenMP more scalable. In the evaluation section we show the preliminary results. The paper finishes with a set of open issues that still need to be addressed, either in OpenMP or in the hardware/software implementations of TM. [ABSTRACT FROM AUTHOR] |
| Copyright of International Journal of Parallel Programming is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) | |
| Database: | Engineering Source |
Be the first to leave a comment!
