Compilation and Worst-Case Reaction Time Analysis for Multithreaded Esterel Processing.
Saved in:
| Title: | Compilation and Worst-Case Reaction Time Analysis for Multithreaded Esterel Processing. |
|---|---|
| Authors: | Boldt, Marian1, Traulsen, Claus1 ctr@informatik.uni-kiel.de, von Hanxleden, Reinhard1 |
| Source: | EURASIP Journal on Embedded Systems. 1/7/2009, p1-21. 21p. 10 Diagrams, 3 Charts, 1 Graph. |
| Subjects: | Application-specific instruction-set processors, Synchronous data transmission systems, Compilers (Computer programs), Digital communications, Language & education, Interlanguage (Language learning) |
| Abstract: | The recently proposed reactive processing architectures are characterized by instruction set architectures (ISAs) that directly support reactive control fow including concurrency and preemption. These architectures provide efficient execution platforms for reactive synchronous programs; however, they do require novel compiler technologies, notably with respect to the handling of concurrency. Another key quality of the reactive architectures is that they have very predictable timing properties, which make it feasible to analyze their worst-case reaction time (WCRT). We present an approach to compile programs written in the synchronous language Esterel onto a reactive processing architecture that handles concurrency via priority-based multithreading. Building on this compilation approach, we also present a procedure for statically determining tight, safe upper bounds on the WCRT. Experimental results indicate the practicality of this approach, withWCRT estimates to be accurate within 22% on average. [ABSTRACT FROM AUTHOR] |
| Copyright of EURASIP Journal on Embedded Systems is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) | |
| Database: | Engineering Source |
| FullText | Links: – Type: pdflink Text: Availability: 0 |
|---|---|
| Header | DbId: egs DbLabel: Engineering Source An: 40075361 AccessLevel: 6 PubType: Academic Journal PubTypeId: academicJournal PreciseRelevancyScore: 0 |
| IllustrationInfo | |
| Items | – Name: Title Label: Title Group: Ti Data: Compilation and Worst-Case Reaction Time Analysis for Multithreaded Esterel Processing. – Name: Author Label: Authors Group: Au Data: <searchLink fieldCode="AR" term="%22Boldt%2C+Marian%22">Boldt, Marian</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AR" term="%22Traulsen%2C+Claus%22">Traulsen, Claus</searchLink><relatesTo>1</relatesTo><i> ctr@informatik.uni-kiel.de</i><br /><searchLink fieldCode="AR" term="%22von+Hanxleden%2C+Reinhard%22">von Hanxleden, Reinhard</searchLink><relatesTo>1</relatesTo> – Name: TitleSource Label: Source Group: Src Data: <searchLink fieldCode="JN" term="%22EURASIP+Journal+on+Embedded+Systems%22">EURASIP Journal on Embedded Systems</searchLink>. 1/7/2009, p1-21. 21p. 10 Diagrams, 3 Charts, 1 Graph. – Name: Subject Label: Subjects Group: Su Data: <searchLink fieldCode="DE" term="%22Application-specific+instruction-set+processors%22">Application-specific instruction-set processors</searchLink><br /><searchLink fieldCode="DE" term="%22Synchronous+data+transmission+systems%22">Synchronous data transmission systems</searchLink><br /><searchLink fieldCode="DE" term="%22Compilers+%28Computer+programs%29%22">Compilers (Computer programs)</searchLink><br /><searchLink fieldCode="DE" term="%22Digital+communications%22">Digital communications</searchLink><br /><searchLink fieldCode="DE" term="%22Language+%26+education%22">Language & education</searchLink><br /><searchLink fieldCode="DE" term="%22Interlanguage+%28Language+learning%29%22">Interlanguage (Language learning)</searchLink> – Name: Abstract Label: Abstract Group: Ab Data: The recently proposed reactive processing architectures are characterized by instruction set architectures (ISAs) that directly support reactive control fow including concurrency and preemption. These architectures provide efficient execution platforms for reactive synchronous programs; however, they do require novel compiler technologies, notably with respect to the handling of concurrency. Another key quality of the reactive architectures is that they have very predictable timing properties, which make it feasible to analyze their worst-case reaction time (WCRT). We present an approach to compile programs written in the synchronous language Esterel onto a reactive processing architecture that handles concurrency via priority-based multithreading. Building on this compilation approach, we also present a procedure for statically determining tight, safe upper bounds on the WCRT. Experimental results indicate the practicality of this approach, withWCRT estimates to be accurate within 22% on average. [ABSTRACT FROM AUTHOR] – Name: AbstractSuppliedCopyright Label: Group: Ab Data: <i>Copyright of EURASIP Journal on Embedded Systems is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.) |
| PLink | https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=40075361 |
| RecordInfo | BibRecord: BibEntity: Identifiers: – Type: doi Value: 10.1155/2008/594129 Languages: – Code: eng Text: English PhysicalDescription: Pagination: PageCount: 21 StartPage: 1 Subjects: – SubjectFull: Application-specific instruction-set processors Type: general – SubjectFull: Synchronous data transmission systems Type: general – SubjectFull: Compilers (Computer programs) Type: general – SubjectFull: Digital communications Type: general – SubjectFull: Language & education Type: general – SubjectFull: Interlanguage (Language learning) Type: general Titles: – TitleFull: Compilation and Worst-Case Reaction Time Analysis for Multithreaded Esterel Processing. Type: main BibRelationships: HasContributorRelationships: – PersonEntity: Name: NameFull: Boldt, Marian – PersonEntity: Name: NameFull: Traulsen, Claus – PersonEntity: Name: NameFull: von Hanxleden, Reinhard IsPartOfRelationships: – BibEntity: Dates: – D: 07 M: 01 Text: 1/7/2009 Type: published Y: 2009 Identifiers: – Type: issn-print Value: 16873955 Titles: – TitleFull: EURASIP Journal on Embedded Systems Type: main |
| ResultId | 1 |