Bibliographic Details
| Title: |
Formalization of a Parameterized Parallel Adder within the Coq Theorem Prover. |
| Authors: |
Gang Chen1 gang.chen@lingcore.com |
| Source: |
IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems. Jan2010, Vol. 29 Issue 1, p149-153. 5p. 1 Graph. |
| Subjects: |
Parallel computer program verification, Computer arithmetic, Formal methods (Computer science), Parameter estimation, Integrated circuits |
| Abstract: |
This paper describes a new advancement in theorem proving based formal verification: a formalization of a parameterized parallel prefix adder developed in the proof assistant Coq. [ABSTRACT FROM AUTHOR] |
|
Copyright of IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems is the property of IEEE and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) |
| Database: |
Engineering Source |
