Highly-linear rail-to-rail 1.2 V-0.18 µm CMOS V-I converter.

Saved in:
Bibliographic Details
Title: Highly-linear rail-to-rail 1.2 V-0.18 µm CMOS V-I converter.
Authors: Azcona, C.1, Calvo, B.1 becalvo@unizar.es, Celma, S.1, Medrano, N.1
Source: Electronics Letters (Institution of Engineering & Technology). 9/1/2011, Vol. 47 Issue 18, p1018-1019. 2p. 1 Diagram, 1 Chart, 1 Graph.
Subjects: Complementary metal oxide semiconductors, Electric potential, Bandwidths, Electric power consumption, Electric resistors
Abstract: Presented is a new high-performance CMOS V-I converter based on an OTA/common source amplifier configuration. To achieve rail-to-rail operation, the voltage across the linear V-I conversion resistor is reduced by means of local feedback, thereby keeping the output mirroring transistor in saturation over the entire input voltage range. Experimental results for a 1.2 V-0.18 µm CMOS design confirm rail-to-rail operation with transconductance gain errors below 2.2 % over a -40 to +120°C range, THD below -52 dB for a 100 kHz-1 Vpp input signal and bandwidth above 14 MHz with 70 µW power consumption and 100×112 µm2 active area. [ABSTRACT FROM AUTHOR]
Copyright of Electronics Letters (Institution of Engineering & Technology) is the property of Institution of Engineering & Technology and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Be the first to leave a comment!
You must be logged in first