Case Study On SYSML and VHDL-AMS for Designing and Validating Systems. - Verries, J.; Sahraoui, A. (Proceedings of the World Congress on Engineering & Computer Science 2013 Volume I, 2013)