An On-Chip Trainable and Scalable In-Memory ANN Architecture for AI/ML Applications.
Saved in:
| Title: | An On-Chip Trainable and Scalable In-Memory ANN Architecture for AI/ML Applications. |
|---|---|
| Authors: | Kumar, Abhash1 (AUTHOR) abhash2205@gmail.com, Beeraka, Sai Manohar1 (AUTHOR), Singh, Jawar2 (AUTHOR), Gupta, Bharat1 (AUTHOR) |
| Source: | Circuits, Systems & Signal Processing. May2023, Vol. 42 Issue 5, p2828-2851. 24p. |
| Database: | Mathematics Source |
|
Full text is not displayed to guests.
Login for full access.
|
|
Be the first to leave a comment!
