View in EDS

Analysis and Design of a Power-Scalable Continuous-Time FIR Equalizer for 10 Gb/s to 25 Gb/s Multi-Mode Fiber EDC in 28 nm LP CMOS.

Saved in:
Bibliographic Details
Title: Analysis and Design of a Power-Scalable Continuous-Time FIR Equalizer for 10 Gb/s to 25 Gb/s Multi-Mode Fiber EDC in 28 nm LP CMOS.
Authors: Mammei, Enrico1, Loi, Fabrizio1, Radice, Francesco1, Dati, Angelo1, Bruccoleri, Melchiorre1, Bassi, Matteo1, Mazzanti, Andrea1
Source: IEEE Journal of Solid-State Circuits; Dec2014, Vol. 49 Issue 12, p3130-3140, 11p
Database: Applied Science & Technology Source
FullText Text:
  Availability: 0
Header DbId: aci
DbLabel: Applied Science & Technology Source
An: 100025863
AccessLevel: 2
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Analysis and Design of a Power-Scalable Continuous-Time FIR Equalizer for 10 Gb/s to 25 Gb/s Multi-Mode Fiber EDC in 28 nm LP CMOS.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AU" term="%22Mammei%2C+Enrico%22">Mammei, Enrico</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22Loi%2C+Fabrizio%22">Loi, Fabrizio</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22Radice%2C+Francesco%22">Radice, Francesco</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22Dati%2C+Angelo%22">Dati, Angelo</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22Bruccoleri%2C+Melchiorre%22">Bruccoleri, Melchiorre</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22Bassi%2C+Matteo%22">Bassi, Matteo</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22Mazzanti%2C+Andrea%22">Mazzanti, Andrea</searchLink><relatesTo>1</relatesTo>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22IEEE+Journal+of+Solid-State+Circuits%22">IEEE Journal of Solid-State Circuits</searchLink>; Dec2014, Vol. 49 Issue 12, p3130-3140, 11p
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=aci&AN=100025863
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1109/JSSC.2014.2345770
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 11
        StartPage: 3130
    Titles:
      – TitleFull: Analysis and Design of a Power-Scalable Continuous-Time FIR Equalizer for 10 Gb/s to 25 Gb/s Multi-Mode Fiber EDC in 28 nm LP CMOS.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Mammei, Enrico
      – PersonEntity:
          Name:
            NameFull: Loi, Fabrizio
      – PersonEntity:
          Name:
            NameFull: Radice, Francesco
      – PersonEntity:
          Name:
            NameFull: Dati, Angelo
      – PersonEntity:
          Name:
            NameFull: Bruccoleri, Melchiorre
      – PersonEntity:
          Name:
            NameFull: Bassi, Matteo
      – PersonEntity:
          Name:
            NameFull: Mazzanti, Andrea
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 12
              Text: Dec2014
              Type: published
              Y: 2014
          Identifiers:
            – Type: issn-print
              Value: 00189200
          Numbering:
            – Type: volume
              Value: 49
            – Type: issue
              Value: 12
          Titles:
            – TitleFull: IEEE Journal of Solid-State Circuits
              Type: main
ResultId 1