View in EDS HTML Full Text PDF Full Text

Hardware implementation of fault tolerance NoC core mapping.

Saved in:

Bibliographic Details
Title:	Hardware implementation of fault tolerance NoC core mapping.
Authors:	Beechu, Naresh Kumar Reddy¹, naresh.kumar@nitgoa.ac.in, Moodabettu Harishchandra, Vasantha¹, Yernad Balachandra, Nithin Kumar¹
Source:	Telecommunication Systems; Aug2018, Vol. 68 Issue 4, p621-630, 10p
Database:	Applied Science & Technology Source
Full text is not displayed to guests. Login for full access.

Description
ISSN:	10184864
DOI:	10.1007/s11235-017-0412-2