Distributed Self-Clock: A Suitable Architecture for SFQ Circuits.
Saved in:
| Title: | Distributed Self-Clock: A Suitable Architecture for SFQ Circuits. |
|---|---|
| Authors: | Yang, Jia-Hong1, Tang, Guang-Ming1, tangguangming@ict.ac.cn, Zheng, Xiang-Yu1, Ye, Xiao-Chun1, Fan, Dong-Rui1, Zhang, Zhi-Min1, Sun, Ning-Hui1 |
| Source: | IEEE Transactions on Applied Superconductivity; Oct2020, Vol. 30 Issue 7, p1-7, 7p |
| Database: | Applied Science & Technology Source |
| ISSN: | 10518223 |
|---|---|
| DOI: | 10.1109/TASC.2020.3007175 |
