Investigation of Core–Shell Junctionless Gate-Stack DG-FET in Low-Power Applications Using Charge-Based Modeling.
Saved in:
| Title: | Investigation of Core–Shell Junctionless Gate-Stack DG-FET in Low-Power Applications Using Charge-Based Modeling. |
|---|---|
| Authors: | Chattopadhyay, Ankush1, ankush.chattopadhyay@gmail.com, Bose, Chayanika2 |
| Source: | Journal of Electronic Materials; Jan2024, Vol. 53 Issue 1, p157-170, 14p |
| Database: | Applied Science & Technology Source |
|
Full text is not displayed to guests.
Login for full access.
|
|
| ISSN: | 03615235 |
|---|---|
| DOI: | 10.1007/s11664-023-10742-x |
