View in EDS HTML Full Text PDF Full Text

A high-level simulator for Network-on-Chip.

Saved in:
Bibliographic Details
Title: A high-level simulator for Network-on-Chip.
Authors: Paris, Paulo Cesar Donizeti1, Pedrino, Emerson Carlos1, emerson@ufscar.br
Source: Integrated Computer-Aided Engineering; 2025, Vol. 32 Issue 1, p55-71, 17p
Database: Applied Science & Technology Source
Full text is not displayed to guests.
Description
ISSN:10692509
DOI:10.3233/ICA-240743