View in EDS HTML Full Text PDF Full Text

Layout Design Strategies for Scaling Down Semiconductor Systems Based on Current Flow Analysis in Interconnect.

Saved in:

Bibliographic Details
Title:	Layout Design Strategies for Scaling Down Semiconductor Systems Based on Current Flow Analysis in Interconnect.
Authors:	Oh, Seung Hwan¹, Hong, Tae Yeong¹, Kim, Sarah Eunkyung¹, Park, Jong Kyung¹, Hong, Seul Ki¹, skhong@seoultech.ac.kr
Source:	Applied Sciences (2076-3417); Apr2025, Vol. 15 Issue 7, p3944, 12p
Database:	Applied Science & Technology Source
Full text is not displayed to guests. Login for full access.

Description
ISSN:	20763417
DOI:	10.3390/app15073944