Text this: Layout Design Strategies for Scaling Down Semiconductor Systems Based on Current Flow Analysis in Interconnect.