Design and Realization of Novel Dual-Input Logic Gates using Virtual Doped Junctionless Double-Gate TFETs.
Saved in:
| Title: | Design and Realization of Novel Dual-Input Logic Gates using Virtual Doped Junctionless Double-Gate TFETs. |
|---|---|
| Authors: | Sharma, Arun Kumar1, 2020rec9017@mnit.ac.in, Kumar, Ritik1, 2022pev5404@mnit.ac.in, Gopal, Girdhar2, 2019rec9550@mnit.ac.in, Johar, Arun Kishor3, johar.arun@gmail.com, Varma, Tarun1, tarun@mnit.ac.in |
| Source: | Journal of Electronic Materials; Jul2025, Vol. 54 Issue 7, p5901-5917, 17p |
| Database: | Applied Science & Technology Source |
|
Full text is not displayed to guests.
Login for full access.
|
|
| FullText | Links: – Type: pdflink Text: Availability: 1 |
|---|---|
| Header | DbId: aci DbLabel: Applied Science & Technology Source An: 185782371 AccessLevel: 2 PubType: Academic Journal PubTypeId: academicJournal PreciseRelevancyScore: 0 |
| IllustrationInfo | |
| Items | – Name: Title Label: Title Group: Ti Data: Design and Realization of Novel Dual-Input Logic Gates using Virtual Doped Junctionless Double-Gate TFETs. – Name: Author Label: Authors Group: Au Data: <searchLink fieldCode="AU" term="%22Sharma%2C+Arun+Kumar%22">Sharma, Arun Kumar</searchLink><relatesTo>1</relatesTo>, <i>2020rec9017@mnit.ac.in</i><br /><searchLink fieldCode="AU" term="%22Kumar%2C+Ritik%22">Kumar, Ritik</searchLink><relatesTo>1</relatesTo>, <i>2022pev5404@mnit.ac.in</i><br /><searchLink fieldCode="AU" term="%22Gopal%2C+Girdhar%22">Gopal, Girdhar</searchLink><relatesTo>2</relatesTo>, <i>2019rec9550@mnit.ac.in</i><br /><searchLink fieldCode="AU" term="%22Johar%2C+Arun+Kishor%22">Johar, Arun Kishor</searchLink><relatesTo>3</relatesTo>, <i>johar.arun@gmail.com</i><br /><searchLink fieldCode="AU" term="%22Varma%2C+Tarun%22">Varma, Tarun</searchLink><relatesTo>1</relatesTo>, <i>tarun@mnit.ac.in</i> – Name: TitleSource Label: Source Group: Src Data: <searchLink fieldCode="JN" term="%22Journal+of+Electronic+Materials%22">Journal of Electronic Materials</searchLink>; Jul2025, Vol. 54 Issue 7, p5901-5917, 17p |
| PLink | https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=aci&AN=185782371 |
| RecordInfo | BibRecord: BibEntity: Identifiers: – Type: doi Value: 10.1007/s11664-025-12011-5 Languages: – Code: eng Text: English PhysicalDescription: Pagination: PageCount: 17 StartPage: 5901 Titles: – TitleFull: Design and Realization of Novel Dual-Input Logic Gates using Virtual Doped Junctionless Double-Gate TFETs. Type: main BibRelationships: HasContributorRelationships: – PersonEntity: Name: NameFull: Sharma, Arun Kumar – PersonEntity: Name: NameFull: Kumar, Ritik – PersonEntity: Name: NameFull: Gopal, Girdhar – PersonEntity: Name: NameFull: Johar, Arun Kishor – PersonEntity: Name: NameFull: Varma, Tarun IsPartOfRelationships: – BibEntity: Dates: – D: 01 M: 07 Text: Jul2025 Type: published Y: 2025 Identifiers: – Type: issn-print Value: 03615235 Numbering: – Type: volume Value: 54 – Type: issue Value: 7 Titles: – TitleFull: Journal of Electronic Materials Type: main |
| ResultId | 1 |