Towards Memory-Efficient and High-Performance Branch Prediction: The LXOR Architecture for Control Flow Optimization in Embedded and General-Purpose RISC-V Processors.
Saved in:
| Title: | Towards Memory-Efficient and High-Performance Branch Prediction: The LXOR Architecture for Control Flow Optimization in Embedded and General-Purpose RISC-V Processors. |
|---|---|
| Authors: | Sutar, Devendra G.1, ds@gec.ac.in, Guinde, Nitesh B.1 |
| Source: | Journal of Low Power Electronics & Applications; Dec2025, Vol. 15 Issue 4, p64, 34p |
| Database: | Applied Science & Technology Source |
|
Full text is not displayed to guests.
Login for full access.
|
|
Be the first to leave a comment!
