View in EDS PDF Full Text

Hardware efficient multiplier design for deep learning processing unit.

Saved in:
Bibliographic Details
Title: Hardware efficient multiplier design for deep learning processing unit.
Authors: V., Jean Shilpa1, jeanshilpa@crescent.education, R., Anitha1, r.anitha@crescent.education, S., Anusooya1, anusooya@crescent.education, P. K., Jawahar1, jawahar@crescent.education, E., Nithesh1, nnithesh542@gmail.com, S., Sairamsiva1, sairamsiva05@gmail.com, K., Syed Rahaman1, syedrahman2004@gmail.com
Source: International Journal of Electrical & Computer Engineering (2088-8708); Dec2025, Vol. 15 Issue 6, p5205-5214, 10p
Database: Applied Science & Technology Source
FullText Links:
  – Type: pdflink
Text:
  Availability: 0
Header DbId: aci
DbLabel: Applied Science & Technology Source
An: 190950258
AccessLevel: 2
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Hardware efficient multiplier design for deep learning processing unit.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AU" term="%22V%2E%2C+Jean+Shilpa%22">V., Jean Shilpa</searchLink><relatesTo>1</relatesTo>, <i>jeanshilpa@crescent.education</i><br /><searchLink fieldCode="AU" term="%22R%2E%2C+Anitha%22">R., Anitha</searchLink><relatesTo>1</relatesTo>, <i>r.anitha@crescent.education</i><br /><searchLink fieldCode="AU" term="%22S%2E%2C+Anusooya%22">S., Anusooya</searchLink><relatesTo>1</relatesTo>, <i>anusooya@crescent.education</i><br /><searchLink fieldCode="AU" term="%22P%2E+K%2E%2C+Jawahar%22">P. K., Jawahar</searchLink><relatesTo>1</relatesTo>, <i>jawahar@crescent.education</i><br /><searchLink fieldCode="AU" term="%22E%2E%2C+Nithesh%22">E., Nithesh</searchLink><relatesTo>1</relatesTo>, <i>nnithesh542@gmail.com</i><br /><searchLink fieldCode="AU" term="%22S%2E%2C+Sairamsiva%22">S., Sairamsiva</searchLink><relatesTo>1</relatesTo>, <i>sairamsiva05@gmail.com</i><br /><searchLink fieldCode="AU" term="%22K%2E%2C+Syed+Rahaman%22">K., Syed Rahaman</searchLink><relatesTo>1</relatesTo>, <i>syedrahman2004@gmail.com</i>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22International+Journal+of+Electrical+%26+Computer+Engineering+%282088-8708%29%22">International Journal of Electrical & Computer Engineering (2088-8708)</searchLink>; Dec2025, Vol. 15 Issue 6, p5205-5214, 10p
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=aci&AN=190950258
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.11591/ijece.v15i6.pp5205-5214
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 10
        StartPage: 5205
    Titles:
      – TitleFull: Hardware efficient multiplier design for deep learning processing unit.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: V., Jean Shilpa
      – PersonEntity:
          Name:
            NameFull: R., Anitha
      – PersonEntity:
          Name:
            NameFull: S., Anusooya
      – PersonEntity:
          Name:
            NameFull: P. K., Jawahar
      – PersonEntity:
          Name:
            NameFull: E., Nithesh
      – PersonEntity:
          Name:
            NameFull: S., Sairamsiva
      – PersonEntity:
          Name:
            NameFull: K., Syed Rahaman
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 12
              Text: Dec2025
              Type: published
              Y: 2025
          Identifiers:
            – Type: issn-print
              Value: 20888708
          Numbering:
            – Type: volume
              Value: 15
            – Type: issue
              Value: 6
          Titles:
            – TitleFull: International Journal of Electrical & Computer Engineering (2088-8708)
              Type: main
ResultId 1