An 8-bit 1 MS/s low-power SAR ADC realized with an enhanced EPC and a randomized DEM 8 × 8 CDAC.
Saved in:
| Title: | An 8-bit 1 MS/s low-power SAR ADC realized with an enhanced EPC and a randomized DEM 8 × 8 CDAC. |
|---|---|
| Authors: | Kumaradasan, Deepika1, 521ec1012@nitrkl.ac.in, Sarkar, Santanu1, Kar, Sougata Kumar1 |
| Source: | Analog Integrated Circuits & Signal Processing; Mar2026, Vol. 126 Issue 3, p1-17, 17p |
| Database: | Applied Science & Technology Source |
| ISSN: | 09251030 |
|---|---|
| DOI: | 10.1007/s10470-026-02571-9 |
