Memristor‐Based Logic Circuits: Gate Designs and Cycle‐To‐Cycle Reliability.
Saved in:
| Title: | Memristor‐Based Logic Circuits: Gate Designs and Cycle‐To‐Cycle Reliability. |
|---|---|
| Authors: | Chandrasekaran, Sridhar1, Hua, Chen2, Gao, Shan2, Xue, Guangyu2,3, Wen, Jing2, Jabir, Abusaleh4, Georgiadou, Dimitra G.2,5, Hajiabadi, Zohreh2, Liao, Zhipeng2, Simanjuntak, Firman M.2,5, f.m.simanjuntak@soton.ac.uk, Khateb, Fabian, khateb@vutbr.cz |
| Source: | IET Circuits, Devices & Systems (Wiley-Blackwell); 6/25/2026, Vol. 2026, p1-9, 9p |
| Database: | Applied Science & Technology Source |
| ISSN: | 1751858X |
|---|---|
| DOI: | 10.1049/cds2/9915488 |
