Memristor‐Based Logic Circuits: Gate Designs and Cycle‐To‐Cycle Reliability.
Saved in:
| Title: | Memristor‐Based Logic Circuits: Gate Designs and Cycle‐To‐Cycle Reliability. |
|---|---|
| Authors: | Chandrasekaran, Sridhar1, Hua, Chen2, Gao, Shan2, Xue, Guangyu2,3, Wen, Jing2, Jabir, Abusaleh4, Georgiadou, Dimitra G.2,5, Hajiabadi, Zohreh2, Liao, Zhipeng2, Simanjuntak, Firman M.2,5, f.m.simanjuntak@soton.ac.uk, Khateb, Fabian, khateb@vutbr.cz |
| Source: | IET Circuits, Devices & Systems (Wiley-Blackwell); 6/25/2026, Vol. 2026, p1-9, 9p |
| Database: | Applied Science & Technology Source |
| FullText | Text: Availability: 0 |
|---|---|
| Header | DbId: aci DbLabel: Applied Science & Technology Source An: 194919354 AccessLevel: 2 PubType: Academic Journal PubTypeId: academicJournal PreciseRelevancyScore: 0 |
| IllustrationInfo | |
| Items | – Name: Title Label: Title Group: Ti Data: Memristor‐Based Logic Circuits: Gate Designs and Cycle‐To‐Cycle Reliability. – Name: Author Label: Authors Group: Au Data: <searchLink fieldCode="AU" term="%22Chandrasekaran%2C+Sridhar%22">Chandrasekaran, Sridhar</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22Hua%2C+Chen%22">Hua, Chen</searchLink><relatesTo>2</relatesTo><br /><searchLink fieldCode="AU" term="%22Gao%2C+Shan%22">Gao, Shan</searchLink><relatesTo>2</relatesTo><br /><searchLink fieldCode="AU" term="%22Xue%2C+Guangyu%22">Xue, Guangyu</searchLink><relatesTo>2,3</relatesTo><br /><searchLink fieldCode="AU" term="%22Wen%2C+Jing%22">Wen, Jing</searchLink><relatesTo>2</relatesTo><br /><searchLink fieldCode="AU" term="%22Jabir%2C+Abusaleh%22">Jabir, Abusaleh</searchLink><relatesTo>4</relatesTo><br /><searchLink fieldCode="AU" term="%22Georgiadou%2C+Dimitra+G%2E%22">Georgiadou, Dimitra G.</searchLink><relatesTo>2,5</relatesTo><br /><searchLink fieldCode="AU" term="%22Hajiabadi%2C+Zohreh%22">Hajiabadi, Zohreh</searchLink><relatesTo>2</relatesTo><br /><searchLink fieldCode="AU" term="%22Liao%2C+Zhipeng%22">Liao, Zhipeng</searchLink><relatesTo>2</relatesTo><br /><searchLink fieldCode="AU" term="%22Simanjuntak%2C+Firman+M%2E%22">Simanjuntak, Firman M.</searchLink><relatesTo>2,5</relatesTo>, <i>f.m.simanjuntak@soton.ac.uk</i><br /><searchLink fieldCode="AU" term="%22Khateb%2C+Fabian%22">Khateb, Fabian</searchLink>, <i>khateb@vutbr.cz</i> – Name: TitleSource Label: Source Group: Src Data: <searchLink fieldCode="JN" term="%22IET+Circuits%2C+Devices+%26+Systems+%28Wiley-Blackwell%29%22">IET Circuits, Devices & Systems (Wiley-Blackwell)</searchLink>; 6/25/2026, Vol. 2026, p1-9, 9p |
| PLink | https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=aci&AN=194919354 |
| RecordInfo | BibRecord: BibEntity: Identifiers: – Type: doi Value: 10.1049/cds2/9915488 Languages: – Code: eng Text: English PhysicalDescription: Pagination: PageCount: 9 StartPage: 1 Titles: – TitleFull: Memristor‐Based Logic Circuits: Gate Designs and Cycle‐To‐Cycle Reliability. Type: main BibRelationships: HasContributorRelationships: – PersonEntity: Name: NameFull: Chandrasekaran, Sridhar – PersonEntity: Name: NameFull: Hua, Chen – PersonEntity: Name: NameFull: Gao, Shan – PersonEntity: Name: NameFull: Xue, Guangyu – PersonEntity: Name: NameFull: Wen, Jing – PersonEntity: Name: NameFull: Jabir, Abusaleh – PersonEntity: Name: NameFull: Georgiadou, Dimitra G. – PersonEntity: Name: NameFull: Hajiabadi, Zohreh – PersonEntity: Name: NameFull: Liao, Zhipeng – PersonEntity: Name: NameFull: Simanjuntak, Firman M. – PersonEntity: Name: NameFull: Khateb, Fabian IsPartOfRelationships: – BibEntity: Dates: – D: 25 M: 06 Text: 6/25/2026 Type: published Y: 2026 Identifiers: – Type: issn-print Value: 1751858X Numbering: – Type: volume Value: 2026 Titles: – TitleFull: IET Circuits, Devices & Systems (Wiley-Blackwell) Type: main |
| ResultId | 1 |