Transistor-level to gate-level comprehensive fault synthesis for n-input primitive gates

Saved in:
Bibliographic Details
Title: Transistor-level to gate-level comprehensive fault synthesis for n-input primitive gates
Authors: Sedaghat, Reza, rsedagha@ee.ryerson.ca, Kunchwar, Mayuri1, Abedi, Raha1, Javaheri, Reza1
Source: Microelectronics Reliability; Dec2006, Vol. 46 Issue 12, p2149-2158, 10p
Database: Applied Science & Technology Source
Description
ISSN:00262714
DOI:10.1016/j.microrel.2005.12.005