Design of a low-power 32K CMOS programmable delay-line memory.
Saved in:
| Title: | Design of a low-power 32K CMOS programmable delay-line memory. |
|---|---|
| Authors: | Dejhan, Kobchai, Demassieux, Nicolas, Colavin, Oswald |
| Source: | IEEE Journal of Solid-State Circuits; February 1990, Vol. 25, p234-238, 5p |
| Database: | Applied Science & Technology Source |
| ISSN: | 00189200 |
|---|---|
| DOI: | 10.1109/4.50309 |
