View in EDS PDF Full Text

Double-gate MOSFET Model Implemented in Verilog-AMS Language for the Transient Simulation and the Configuration of Ultra Low-power Analog Circuits.

Saved in:
Bibliographic Details
Title: Double-gate MOSFET Model Implemented in Verilog-AMS Language for the Transient Simulation and the Configuration of Ultra Low-power Analog Circuits.
Authors: Smaani, Billel1 b.smaani@univ-boumerdes.dz, Meraihi, Yacin2 y.meraihi@univ-boumerdes.dz, Nafa, Fares2 f.nafa@univ-boumerdes.dz, Benlatreche, Mohamed Salah3 msbenlatreche@univ-boumerdes.dz, Akroum, Hamza4 akroum@gmail.com, Latreche, Saida5 latreche.saida@gmail.com
Source: International Journal of Electronics & Telecommunications. 2021, Vol. 67 Issue 4, p609-614. 6p.
Database: Academic Search Ultimate
FullText Links:
  – Type: pdflink
Text:
  Availability: 0
Header DbId: asn
DbLabel: Academic Search Ultimate
An: 154160343
AccessLevel: 2
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Double-gate MOSFET Model Implemented in Verilog-AMS Language for the Transient Simulation and the Configuration of Ultra Low-power Analog Circuits.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Smaani%2C+Billel%22">Smaani, Billel</searchLink><relatesTo>1</relatesTo><i> b.smaani@univ-boumerdes.dz</i><br /><searchLink fieldCode="AR" term="%22Meraihi%2C+Yacin%22">Meraihi, Yacin</searchLink><relatesTo>2</relatesTo><i> y.meraihi@univ-boumerdes.dz</i><br /><searchLink fieldCode="AR" term="%22Nafa%2C+Fares%22">Nafa, Fares</searchLink><relatesTo>2</relatesTo><i> f.nafa@univ-boumerdes.dz</i><br /><searchLink fieldCode="AR" term="%22Benlatreche%2C+Mohamed+Salah%22">Benlatreche, Mohamed Salah</searchLink><relatesTo>3</relatesTo><i> msbenlatreche@univ-boumerdes.dz</i><br /><searchLink fieldCode="AR" term="%22Akroum%2C+Hamza%22">Akroum, Hamza</searchLink><relatesTo>4</relatesTo><i> akroum@gmail.com</i><br /><searchLink fieldCode="AR" term="%22Latreche%2C+Saida%22">Latreche, Saida</searchLink><relatesTo>5</relatesTo><i> latreche.saida@gmail.com</i>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22International+Journal+of+Electronics+%26+Telecommunications%22">International Journal of Electronics & Telecommunications</searchLink>. 2021, Vol. 67 Issue 4, p609-614. 6p.
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=asn&AN=154160343
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.24425/ijet.2021.137853
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 6
        StartPage: 609
    Titles:
      – TitleFull: Double-gate MOSFET Model Implemented in Verilog-AMS Language for the Transient Simulation and the Configuration of Ultra Low-power Analog Circuits.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Smaani, Billel
      – PersonEntity:
          Name:
            NameFull: Meraihi, Yacin
      – PersonEntity:
          Name:
            NameFull: Nafa, Fares
      – PersonEntity:
          Name:
            NameFull: Benlatreche, Mohamed Salah
      – PersonEntity:
          Name:
            NameFull: Akroum, Hamza
      – PersonEntity:
          Name:
            NameFull: Latreche, Saida
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 10
              Text: 2021
              Type: published
              Y: 2021
          Identifiers:
            – Type: issn-print
              Value: 20818491
          Numbering:
            – Type: volume
              Value: 67
            – Type: issue
              Value: 4
          Titles:
            – TitleFull: International Journal of Electronics & Telecommunications
              Type: main
ResultId 1