Effects of JFET Region Design and Gate Oxide Thickness on the Static and Dynamic Performance of 650 V SiC Planar Power MOSFETs.

Saved in:
Bibliographic Details
Title: Effects of JFET Region Design and Gate Oxide Thickness on the Static and Dynamic Performance of 650 V SiC Planar Power MOSFETs.
Authors: Zhu, Shengnan1 (AUTHOR) zhu.2670@osu.edu, Liu, Tianshi1 (AUTHOR), Fan, Junchong1 (AUTHOR), Maddi, Hema Lata Rao1 (AUTHOR), White, Marvin H.1 (AUTHOR), Agarwal, Anant K.1 (AUTHOR)
Source: Materials (1996-1944). Sep2022, Vol. 15 Issue 17, p5995. 11p.
Database: Academic Search Ultimate
Full text is not displayed to guests.
Description
ISSN:19961944
DOI:10.3390/ma15175995