First-order SPICE modeling of SiC p- and n-channel side-gate JFETs toward high-temperature complementary JFET ICs.
Saved in:
| Title: | First-order SPICE modeling of SiC p- and n-channel side-gate JFETs toward high-temperature complementary JFET ICs. |
|---|---|
| Authors: | Maeda, Noriyuki1 (AUTHOR), Kaneko, Mitsuaki1 (AUTHOR) kaneko@semicon.kuee.kyoto-u.ac.jp, Tanaka, Hajime2 (AUTHOR), Kimoto, Tsunenobu1 (AUTHOR) |
| Source: | APL Electronic Devices. Jun2025, Vol. 1 Issue 2, p1-10. 10p. |
| Database: | Academic Search Ultimate |
|
Full text is not displayed to guests.
Login for full access.
|
|
| ISSN: | 29958423 |
|---|---|
| DOI: | 10.1063/5.0254971 |
