A Verilog Programming Learning Assistant System Focused on Basic Verilog with a Guided Learning Method.
Saved in:
| Title: | A Verilog Programming Learning Assistant System Focused on Basic Verilog with a Guided Learning Method. |
|---|---|
| Authors: | Hsieh, Pin-Chieh1 (AUTHOR), Fang, Tzu-Lun1,2 (AUTHOR), Jin, Shaobo1,2 (AUTHOR), Wang, Yuyan2 (AUTHOR), Funabiki, Nobuo2 (AUTHOR) funabiki@okayama-u.ac.jp, Fan, Yu-Cheng1 (AUTHOR) |
| Source: | Future Internet. Aug2025, Vol. 17 Issue 8, p333. 34p. |
| Database: | Academic Search Ultimate |
|
Full text is not displayed to guests.
Login for full access.
|
|
| ISSN: | 19995903 |
|---|---|
| DOI: | 10.3390/fi17080333 |
