View in EDS

A novel framework for automated configuration-driven verilog memory model generation and standardized UVM based verification with integrated testing.

Saved in:
Bibliographic Details
Title: A novel framework for automated configuration-driven verilog memory model generation and standardized UVM based verification with integrated testing.
Authors: Varghese, Anand1 (AUTHOR) anand.varghese@ignitarium.com, Santhosh, Sachin1 (AUTHOR) sachin.santhosh@ignitarium.com, Verghese, Sam1 (AUTHOR) sam.verghese@ignitarium.com
Source: AIP Conference Proceedings. 2026, Vol. 3341 Issue 1, p1-10. 10p.
Database: Academic Search Ultimate
FullText Text:
  Availability: 0
Header DbId: asn
DbLabel: Academic Search Ultimate
An: 192464756
AccessLevel: 2
PubType: Conference
PubTypeId: conference
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: A novel framework for automated configuration-driven verilog memory model generation and standardized UVM based verification with integrated testing.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Varghese%2C+Anand%22">Varghese, Anand</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> anand.varghese@ignitarium.com</i><br /><searchLink fieldCode="AR" term="%22Santhosh%2C+Sachin%22">Santhosh, Sachin</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> sachin.santhosh@ignitarium.com</i><br /><searchLink fieldCode="AR" term="%22Verghese%2C+Sam%22">Verghese, Sam</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> sam.verghese@ignitarium.com</i>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22AIP+Conference+Proceedings%22">AIP Conference Proceedings</searchLink>. 2026, Vol. 3341 Issue 1, p1-10. 10p.
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=asn&AN=192464756
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1063/5.0317162
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 10
        StartPage: 1
    Titles:
      – TitleFull: A novel framework for automated configuration-driven verilog memory model generation and standardized UVM based verification with integrated testing.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Varghese, Anand
      – PersonEntity:
          Name:
            NameFull: Santhosh, Sachin
      – PersonEntity:
          Name:
            NameFull: Verghese, Sam
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 23
              M: 03
              Text: 2026
              Type: published
              Y: 2026
          Identifiers:
            – Type: issn-print
              Value: 0094243X
          Numbering:
            – Type: volume
              Value: 3341
            – Type: issue
              Value: 1
          Titles:
            – TitleFull: AIP Conference Proceedings
              Type: main
ResultId 1