View in EDS HTML Full Text PDF Full Text

High-Performance Placement for VLSI Logic Synthesis.

Saved in:
Bibliographic Details
Title: High-Performance Placement for VLSI Logic Synthesis.
Authors: Lin, Zhifeng1 (AUTHOR) linzhifeng@fzu.edu.cn, Jiang, Yuhao1,2 (AUTHOR), Liu, Zuodong2,3 (AUTHOR), Chen, Jiarui1,3 (AUTHOR)
Source: Algorithms. Apr2026, Vol. 19 Issue 4, p280. 13p.
Database: Academic Search Ultimate
Full text is not displayed to guests.
Description
ISSN:19994893
DOI:10.3390/a19040280