Text this: Performance analysis of RISC-V based cores in a dual-core programmable logic controller.