View in EDS HTML Full Text PDF Full Text

Efficient Multiply-Accumulate Unit Using High-Speed and Low Power Vedic Multiplier for Digital Signal Processors Applications.

Saved in:
Bibliographic Details
Title: Efficient Multiply-Accumulate Unit Using High-Speed and Low Power Vedic Multiplier for Digital Signal Processors Applications.
Authors: Jayaraj, Banumathi1 (AUTHOR) banumathij.phdja2023@dsuniversity.ac.in, Gopalan, Karthy1 (AUTHOR)
Source: Traitement du Signal. Dec2025, Vol. 42 Issue 6, p3637-3650. 14p.
Database: Business Source Ultimate
Full text is not displayed to guests.
Description
ISSN:07650019
DOI:10.18280/ts.420645