Energy-aware and latency-constrained NoC mapping in FPGA-enabled high performance distributed computing.
Saved in:
| Title: | Energy-aware and latency-constrained NoC mapping in FPGA-enabled high performance distributed computing. |
|---|---|
| Authors: | Yadav, Challa Muralikrishna1 (AUTHOR) 408824001@nitt.edu, Reddy, B. Naresh Kumar1 (AUTHOR) bnkreddy@nitt.edu |
| Source: | Computing. Jul2026, Vol. 108 Issue 7, p1-20. 20p. |
| Database: | Business Source Ultimate |
| ISSN: | 0010485X |
|---|---|
| DOI: | 10.1007/s00607-026-01688-z |
