Bibliographic Details
| Title: |
Characterization of Single-Event Transient Pulse Quenching among Dummy Gate Isolated Logic Nodes in 65 nm Twin-Well and Triple-Well CMOS Technologies. |
| Authors: |
Jianjun, Chen1, Shuming, Chen1, Yaqing, Chi1, Bin, Liang1 |
| Source: |
IEEE Transactions on Nuclear Science. Oct2015 Part 2, Vol. 62 Issue 5b, p2302-2309. 8p. |
| Subjects: |
Logic circuits, CMOS memory circuits, Pulse modulation, Charge sharing (Digital electronics), Transient analysis |
| Abstract: |
As chip technologies scale down in size, a single high-energy ion strike often affects multiple adjacent logic nodes. The so-called pulse quenching effect, induced by single-event charge sharing collection, has been widely explored in efforts to find mitigation techniques for single-event transients (SETs) or single-event upsets (SEUs), and the dummy gate isolation has been proven to be an efficient layout technique for pulse quenching enhancement. In this paper, the characterization of SET pulse quenching among dummy gate isolated logic nodes is performed in 65 nm twin-well and triple-well CMOS technologies. Four groups of heavy ion experiments are explored for the characterization, and the pulse quenching effect is quantitatively analyzed in detail. The pulse quenching effects show different characteristics in twin-well and triple-well CMOS technologies. [ABSTRACT FROM AUTHOR] |
|
Copyright of IEEE Transactions on Nuclear Science is the property of IEEE and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) |
| Database: |
Engineering Source |
