Bibliographic Details
| Title: |
Systematic method for electrical characterization of random telegraph noise in MOSFETs. |
| Authors: |
Marquez, Carlos1, Rodriguez, Noel1, Gamiz, Francisco1, Ohata, Akiko2 |
| Source: |
Solid-State Electronics. Feb2017, Vol. 128, p115-120. 6p. |
| Subjects: |
Burst noise, Algorithm research |
| Abstract: |
This work introduces a new protocol which aims to facilitate massive on-wafer characterization of Random Telegraph Noise (RTN) in MOS transistors. The methodology combines the noise spectral density scanning by gate bias assisted with a modified Weighted Time Lag Plot algorithm to identify unequivocally the single-trap RTN signals in optimum bias conditions for their electrical characterization. The strength of the method is demonstrated by its application for monitoring the distribution of traps over the transistors of a SOI wafer. The influence of the back-gate bias on the RTN characteristics of the SOI devices with coupled front- and back-interfaces has revealed unusual characteristics compatible with the carrier emission to the gate metal contact. [ABSTRACT FROM AUTHOR] |
|
Copyright of Solid-State Electronics is the property of Pergamon Press - An Imprint of Elsevier Science and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) |
| Database: |
Engineering Source |
