View in EDS

Fully digital fast transient phase-locked digital LDO-embedded-MDLL for DVFS applications.

Saved in:
Bibliographic Details
Title: Fully digital fast transient phase-locked digital LDO-embedded-MDLL for DVFS applications.
Authors: Akram, Muhammad1 abrar@kangwon.ac.kr, Hwang, In-Chul1 ihwang@kangwon.ac.kr
Source: Analog Integrated Circuits & Signal Processing. Oct2017, Vol. 93 Issue 1, p123-136. 14p.
Subjects: Multiplying circuits, Energy management, Systems on a chip, Voltage-controlled oscillators, Phase-locked loops
Abstract: This paper presents a multiplying delay-locked loop (MDLL) embedded with a frequency-only reference (F) based fully digital low-dropout regulator (DLDO) that outperforms conventional dynamic voltage and frequency scaling circuits when driving digital-load circuits that operate down to the near-threshold voltage level . We also propose a feed-forward acceleration (FFA) technique, which is dynamically activated only during the transient period to reduce the transient response time and voltage droop caused by the load current step. The proposed DLDO-embedded-MDLL was fabricated in a 40 nm CMOS process and occupies an active area of 0.02 mm. At the typical V = 1.2 V and F = 37.4 MHz, the regulated range of voltage was measured to be 0.56-1.16 V while the frequency being scaled from 0.411 to 2.35 GHz. With the proposed FFA technique, the load transient response and voltage droop were reduced by 61.5 and 35%, respectively, compared to the values during normal loop operation. In addition, the measured phase noise at 0.411 and 2.35 GHz was less than −116 and −104 dBc/Hz, respectively, both at 1 MHz offset. [ABSTRACT FROM AUTHOR]
Copyright of Analog Integrated Circuits & Signal Processing is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Description
Abstract:This paper presents a multiplying delay-locked loop (MDLL) embedded with a frequency-only reference (F) based fully digital low-dropout regulator (DLDO) that outperforms conventional dynamic voltage and frequency scaling circuits when driving digital-load circuits that operate down to the near-threshold voltage level . We also propose a feed-forward acceleration (FFA) technique, which is dynamically activated only during the transient period to reduce the transient response time and voltage droop caused by the load current step. The proposed DLDO-embedded-MDLL was fabricated in a 40 nm CMOS process and occupies an active area of 0.02 mm. At the typical V = 1.2 V and F = 37.4 MHz, the regulated range of voltage was measured to be 0.56-1.16 V while the frequency being scaled from 0.411 to 2.35 GHz. With the proposed FFA technique, the load transient response and voltage droop were reduced by 61.5 and 35%, respectively, compared to the values during normal loop operation. In addition, the measured phase noise at 0.411 and 2.35 GHz was less than −116 and −104 dBc/Hz, respectively, both at 1 MHz offset. [ABSTRACT FROM AUTHOR]
ISSN:09251030
DOI:10.1007/s10470-017-1028-x