View in EDS HTML Full Text PDF Full Text

A mini I2C bus interface circuit design and its VLSI implementation.

Saved in:
Bibliographic Details
Title: A mini I2C bus interface circuit design and its VLSI implementation.
Authors: Huang, Caixia1 (AUTHOR) Ken5cs@foxmail.com, Yang, Sen2 (AUTHOR)
Source: Journal of Supercomputing. Nov2024, Vol. 80 Issue 16, p23794-23814. 21p.
Subjects: Finite state machines, Interface circuits, Data transmission systems, Machine design, Very large scale circuit integration
Abstract: The existing I2C interfaces require significant CPU intervention for data communication. In SOC systems, when using internally integrated I2C modules as masters, software control of I/O ports is necessary to emulate the I2C protocol for data transmission. This paper proposes a Mini I2C bus interface circuit design scheme that supports both master and slave modes. The I2C interface features minimal CPU intervention during data transmission, ease of use, small circuit area, and low power consumption. Additionally, the internal state machine design employs independent finite state machines (FSMs) for master and slave modes, enabling flexible configuration of the I2C module to operate in either mode. In comparison to reference (ShenZhen in Microelectronics Technology CO.BJ8M306A, Datasheet.2019.12.2., 2019), the proposed I2C solution reduces CPU instructions by 50% during data transmission, and by 33% compared to reference (GigaDevice Semiconductor Inc. GD32F1x0, Datasheet, 2022). After DC synthesis, the proposed design occupies only 14% of the area and consumes only 3.6% of the power of the Open Source I2C Design (Forencich in verilog-i2c. GitHub repository. Retrieved from https://github.com/alexforencich/verilog-i2c, n.d.). Therefore, this design scheme is better suited for low-power systems. The proposed design was validated through simulation using Xilinx ISE 14.7 with a SPARTAN 3 FPGA model xc3s500e-5pq208, and finally implemented using Huahong 95 nm CMOS technology, demonstrating high integration and low power consumption. [ABSTRACT FROM AUTHOR]
Copyright of Journal of Supercomputing is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Full text is not displayed to guests.
FullText Links:
  – Type: pdflink
Text:
  Availability: 1
Header DbId: egs
DbLabel: Engineering Source
An: 179142482
AccessLevel: 6
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: A mini I<superscript>2</superscript>C bus interface circuit design and its VLSI implementation.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Huang%2C+Caixia%22">Huang, Caixia</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> Ken5cs@foxmail.com</i><br /><searchLink fieldCode="AR" term="%22Yang%2C+Sen%22">Yang, Sen</searchLink><relatesTo>2</relatesTo> (AUTHOR)
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22Journal+of+Supercomputing%22">Journal of Supercomputing</searchLink>. Nov2024, Vol. 80 Issue 16, p23794-23814. 21p.
– Name: Subject
  Label: Subjects
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Finite+state+machines%22">Finite state machines</searchLink><br /><searchLink fieldCode="DE" term="%22Interface+circuits%22">Interface circuits</searchLink><br /><searchLink fieldCode="DE" term="%22Data+transmission+systems%22">Data transmission systems</searchLink><br /><searchLink fieldCode="DE" term="%22Machine+design%22">Machine design</searchLink><br /><searchLink fieldCode="DE" term="%22Very+large+scale+circuit+integration%22">Very large scale circuit integration</searchLink>
– Name: Abstract
  Label: Abstract
  Group: Ab
  Data: The existing I2C interfaces require significant CPU intervention for data communication. In SOC systems, when using internally integrated I2C modules as masters, software control of I/O ports is necessary to emulate the I2C protocol for data transmission. This paper proposes a Mini I2C bus interface circuit design scheme that supports both master and slave modes. The I2C interface features minimal CPU intervention during data transmission, ease of use, small circuit area, and low power consumption. Additionally, the internal state machine design employs independent finite state machines (FSMs) for master and slave modes, enabling flexible configuration of the I2C module to operate in either mode. In comparison to reference (ShenZhen in Microelectronics Technology CO.BJ8M306A, Datasheet.2019.12.2., 2019), the proposed I2C solution reduces CPU instructions by 50% during data transmission, and by 33% compared to reference (GigaDevice Semiconductor Inc. GD32F1x0, Datasheet, 2022). After DC synthesis, the proposed design occupies only 14% of the area and consumes only 3.6% of the power of the Open Source I2C Design (Forencich in verilog-i2c. GitHub repository. Retrieved from https://github.com/alexforencich/verilog-i2c, n.d.). Therefore, this design scheme is better suited for low-power systems. The proposed design was validated through simulation using Xilinx ISE 14.7 with a SPARTAN 3 FPGA model xc3s500e-5pq208, and finally implemented using Huahong 95 nm CMOS technology, demonstrating high integration and low power consumption. [ABSTRACT FROM AUTHOR]
– Name: AbstractSuppliedCopyright
  Label:
  Group: Ab
  Data: <i>Copyright of Journal of Supercomputing is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.)
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=179142482
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1007/s11227-024-06370-9
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 21
        StartPage: 23794
    Subjects:
      – SubjectFull: Finite state machines
        Type: general
      – SubjectFull: Interface circuits
        Type: general
      – SubjectFull: Data transmission systems
        Type: general
      – SubjectFull: Machine design
        Type: general
      – SubjectFull: Very large scale circuit integration
        Type: general
    Titles:
      – TitleFull: A mini I2C bus interface circuit design and its VLSI implementation.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Huang, Caixia
      – PersonEntity:
          Name:
            NameFull: Yang, Sen
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 11
              Text: Nov2024
              Type: published
              Y: 2024
          Identifiers:
            – Type: issn-print
              Value: 09208542
          Numbering:
            – Type: volume
              Value: 80
            – Type: issue
              Value: 16
          Titles:
            – TitleFull: Journal of Supercomputing
              Type: main
ResultId 1