Efficient power optimized very-large-scale integration architecture of proportionate least mean square adaptive filter.

Saved in:

Bibliographic Details
Title:	Efficient power optimized very-large-scale integration architecture of proportionate least mean square adaptive filter.
Authors:	Lakshmaiah, Gangadharaiah Soralamavu¹ gdhar75@gmail.com, Krishnappa, Narayanappa Chikkajala² c_k_narayanappa@msrit.edu, Ramappa, Poornima Golluchinnappanahalli³ poornima.gr_ece@svceengg.edu.in, Narasimhaiah, Divya Muddenahally⁴ draophd@gmail.com, Radder, Umesharaddy⁵ umeshradder@gmail.com, Chandrasekhar, Chakali⁶ chandra.bti2009@gmail.com
Source:	International Journal of Electrical & Computer Engineering (2088-8708). Apr2025, Vol. 15 Issue 2, p2513-2522. 10p.
Subjects:	Adaptive filters, Gate array circuits, Least squares, Mathematical optimization, Algorithms
Abstract:	The focus on power optimization in embedded systems is especially important for embedded applications since it has brought in many methods and factors that are necessary for developing systems that are both powerand area-efficient. In contrast to the current delayed wavelet μ-law proportionate least mean square (DWMPLMS) and delayed least mean square (DLMS) algorithms, this work offers the development of adaptive filters based on the least mean square (LMS) method, which improves power and timing performance. In order to improve area and time efficiency, the proportionate least mean square (PLMS) algorithm's architecture has been modified to remove delay, add a proportionate gain block, design for a fixed length, include an approximate multiplier block, and swap out standard blocks for floating-point adder and divider blocks. According to a power and temporal comparison with the DWMPLMS and DLMS algorithms, fieldprogrammable gate array (FPGA) synthesis reduces power usage by 95% for a 32-bit filter length in PLMS when compared to the above methods. [ABSTRACT FROM AUTHOR]
	Copyright of International Journal of Electrical & Computer Engineering (2088-8708) is the property of Institute of Advanced Engineering & Science and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database:	Engineering Source

Description
Abstract:	The focus on power optimization in embedded systems is especially important for embedded applications since it has brought in many methods and factors that are necessary for developing systems that are both powerand area-efficient. In contrast to the current delayed wavelet μ-law proportionate least mean square (DWMPLMS) and delayed least mean square (DLMS) algorithms, this work offers the development of adaptive filters based on the least mean square (LMS) method, which improves power and timing performance. In order to improve area and time efficiency, the proportionate least mean square (PLMS) algorithm's architecture has been modified to remove delay, add a proportionate gain block, design for a fixed length, include an approximate multiplier block, and swap out standard blocks for floating-point adder and divider blocks. According to a power and temporal comparison with the DWMPLMS and DLMS algorithms, fieldprogrammable gate array (FPGA) synthesis reduces power usage by 95% for a 32-bit filter length in PLMS when compared to the above methods. [ABSTRACT FROM AUTHOR]
ISSN:	20888708
DOI:	10.11591/ijece.v15i2.pp2513-2522