A SFQ-to-CMOS Interface Circuit Based on SiGe BiCMOS for Josephson-CMOS Hybrid System.
Saved in:
| Title: | A SFQ-to-CMOS Interface Circuit Based on SiGe BiCMOS for Josephson-CMOS Hybrid System. |
|---|---|
| Authors: | Chen, Zhichao1,2 (AUTHOR) rainskychern@gmail.com, Zhang, Xingyu1,2 (AUTHOR), You, Lixing1,2 (AUTHOR), Li, Lingyun1,2 (AUTHOR) lilingyun@mail.sim.ac.cn |
| Source: | Journal of Low Temperature Physics. May2025, Vol. 219 Issue 3, p196-208. 13p. |
| Subjects: | Superconducting quantum interference devices, CMOS amplifiers, Hybrid systems, Interface circuits, Computer engineering |
| Abstract: | In this article, a novel DC-biased interface for multi-channel superconducting computers was designed, fabricated, and tested. Conventional interfaces for Josephson-CMOS memory rely on Josephson latching drivers (JLDs) or SQUID (Superconducting Quantum Interference Device) stacks to convert weak signals. However, SQUID stacks achieve high frequencies (tens of GHz) but produce only a few millivolts of output and occupy large areas, while JLDs provide higher output voltages (tens of millivolts) but require AC bias. To address these limitations, an interface based on SiGe BiCMOS (Silicon-Germanium Bipolar CMOS) technology was proposed, integrating the functions of JLDs and CMOS amplifiers into a single chip. Fabricated using a 130 nm SiGe BiCMOS process, the interface converts 200 µV to 1.2 V with a power consumption of only 386 µW per channel at 4.2 K. Low-frequency measurements demonstrated 21-channel signal conversion without the need for clock synchronization or additional amplifiers, significantly simplifying the cryogenic system. The proposed interface features key advantages, including DC bias, high gain, and asynchronous operation, making it a practical solution for superconductor–semiconductor signal conversion. While its maximum speed is currently limited, this interface represents a promising step toward scalable, energy-efficient multi-channel superconducting computers. [ABSTRACT FROM AUTHOR] |
| Copyright of Journal of Low Temperature Physics is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) | |
| Database: | Engineering Source |
|
Full text is not displayed to guests.
Login for full access.
|
|
| Abstract: | In this article, a novel DC-biased interface for multi-channel superconducting computers was designed, fabricated, and tested. Conventional interfaces for Josephson-CMOS memory rely on Josephson latching drivers (JLDs) or SQUID (Superconducting Quantum Interference Device) stacks to convert weak signals. However, SQUID stacks achieve high frequencies (tens of GHz) but produce only a few millivolts of output and occupy large areas, while JLDs provide higher output voltages (tens of millivolts) but require AC bias. To address these limitations, an interface based on SiGe BiCMOS (Silicon-Germanium Bipolar CMOS) technology was proposed, integrating the functions of JLDs and CMOS amplifiers into a single chip. Fabricated using a 130 nm SiGe BiCMOS process, the interface converts 200 µV to 1.2 V with a power consumption of only 386 µW per channel at 4.2 K. Low-frequency measurements demonstrated 21-channel signal conversion without the need for clock synchronization or additional amplifiers, significantly simplifying the cryogenic system. The proposed interface features key advantages, including DC bias, high gain, and asynchronous operation, making it a practical solution for superconductor–semiconductor signal conversion. While its maximum speed is currently limited, this interface represents a promising step toward scalable, energy-efficient multi-channel superconducting computers. [ABSTRACT FROM AUTHOR] |
|---|---|
| ISSN: | 00222291 |
| DOI: | 10.1007/s10909-025-03291-6 |
