A Topology of Current-limiting Hybrid DC Circuit Breaker Based on Auxiliary Capacitor Commutation.

Saved in:

Bibliographic Details
Title:	A Topology of Current-limiting Hybrid DC Circuit Breaker Based on Auxiliary Capacitor Commutation.
Authors:	Baoge Zhang¹ 276497535@qq.com, Yuan Wang² 1404243814@qq.com, Shaoning Li² 2678147166@qq.com, Li Ma² 2499046957@qq.com
Source:	Engineering Letters. May2025, Vol. 33 Issue 5, p1346-1355. 10p.
Subjects:	Direct current circuits, Electric circuit breakers, Energy dissipation, Fault currents, Hybrid integrated circuits, Thyristors
Abstract:	To address the issues of the suppressing and the eliminating fault currents in direct current transmission networks, and to reduce the persistently high costs of high-voltage direct current circuit breakers, a low-cost and effective current limitation hybrid direct current circuit breaker topology based on auxiliary capacitors is proposed. Which can implement current limiting and rapid disconnection during the occurrence of faults in the DC power grid. In the topological design, thyristors and auxiliary capacitors work in coordination to provide a tripping command for the ultra-fast mechanical switch (UFMS) and quickly engage the current-limiting branch composed of a capacitor branch to suppress the fault current. This topology adds a capacitor branch and reduces the number of IGBT branches, offering certain economic benefits. At the same time, it introduces a bypass branch that reduces the energy consumption as much as possible for the surge arrester and increases the switching speed of the circuit breaker. The content of the current-limiting has been analyzed through circuit state derivation and the proposed circuit breaker has been conducted, including the fault clearing time, the maximum peak value reached during a fault, the stress on the energy dissipation of the surge arrester, building a 500kV Four-Terminal DC System Simulation Circuit Based on PSCAD/EMTDC. A comparative analysis with existing typical schemes is also conducted, and the results demonstrate the topology has smaller current values, shortened breaking times, and significant cost reduction. [ABSTRACT FROM AUTHOR]
	Copyright of Engineering Letters is the property of International Association of Engineers (IAENG) and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database:	Engineering Source

Description
Abstract:	To address the issues of the suppressing and the eliminating fault currents in direct current transmission networks, and to reduce the persistently high costs of high-voltage direct current circuit breakers, a low-cost and effective current limitation hybrid direct current circuit breaker topology based on auxiliary capacitors is proposed. Which can implement current limiting and rapid disconnection during the occurrence of faults in the DC power grid. In the topological design, thyristors and auxiliary capacitors work in coordination to provide a tripping command for the ultra-fast mechanical switch (UFMS) and quickly engage the current-limiting branch composed of a capacitor branch to suppress the fault current. This topology adds a capacitor branch and reduces the number of IGBT branches, offering certain economic benefits. At the same time, it introduces a bypass branch that reduces the energy consumption as much as possible for the surge arrester and increases the switching speed of the circuit breaker. The content of the current-limiting has been analyzed through circuit state derivation and the proposed circuit breaker has been conducted, including the fault clearing time, the maximum peak value reached during a fault, the stress on the energy dissipation of the surge arrester, building a 500kV Four-Terminal DC System Simulation Circuit Based on PSCAD/EMTDC. A comparative analysis with existing typical schemes is also conducted, and the results demonstrate the topology has smaller current values, shortened breaking times, and significant cost reduction. [ABSTRACT FROM AUTHOR]
ISSN:	1816093X