Generic 5G NR LDPC Encoder Architecture Optimized for Area and Throughput.
Saved in:
| Title: | Generic 5G NR LDPC Encoder Architecture Optimized for Area and Throughput. |
|---|---|
| Authors: | Tarek, Muhammed1 (AUTHOR), Mohamed, Eman2 (AUTHOR), ElSayed, Shaimaa2 (AUTHOR), Elashkar, Nahla3 (AUTHOR) nahlaelazab@eri.sci.eg, Tripathi, Suman Lata (AUTHOR) |
| Source: | Journal of Electrical & Computer Engineering. 9/30/2025, Vol. 2025, p1-18. 18p. |
| Subjects: | 5G networks, Channel coding, Mathematics, Application-specific integrated circuits, Encoding, Software architecture, Mechanical efficiency |
| Abstract: | Physical Downlink Shared Channel (PDSCH) in 5G New Radio (NR) uses LDPC codes as the channel coding solution for their efficient error‐correcting performance and suitability for high‐speed communications. To meet the high‐throughput requirements of the 5G NR technology, this paper discusses different 5G NR LDPC encoder architectures that enable different parallel encoding schemes and optimizes the design for specific metrics. The recent architectural designs might lack effective design metrics that ensure high throughput, low area and gate counts, and full compatibility with the 5G NR standard. The suggested architecture aims to a generic design with flexible controller that is fully compatible with all the supported code block sizes and code rates in the 5G NR standard. The design is implemented in ASIC using NanGate‐15 nm standard cells CMOS technology with The Cadence Genus synthesis solution. The proposed architecture targets high‐throughput encoding operations with a low‐area hardware design. The synthesis of the suggested encoder resulted in a maximum frequency of 1.71 GHz and gate counts of 491.8 K gates with all the code block sizes and code rates in 5G NR standard supported. For the largest code length, the proposed architecture's throughput is up to 451.44 Gbps. Among the discussed previous works, there is one that targets a very high throughput of 257.9 Gbps but implemented using very high gate counts of 1126 K gates for only one code‐word size (25344, 8448). This previous work implements encoding operation in a sub‐matrix‐by‐sub‐matrix encoding scheme. To balance between gate counts and throughput, another previous encoder architecture work, designed for only one code‐word size (23232, 7744), achieved a relatively high throughput of 202.4 Gbps and gate counts of 486.4 K gates. This architecture conducts parallel encoding operation in a row‐by‐row scheme. The results confirmed that the proposed architecture achieves suitable balance between high throughput, gate counts, and 5G NR compatibility compared to the previous works. The postsynthesis results showed a throughput improvement of 123% and 75.04% compared to row‐by‐row and submatrix‐based schemes, respectively. They also show a gate count reduction of 56% and 23.1% compared to submatrix‐based and column‐based schemes, respectively. [ABSTRACT FROM AUTHOR] |
| Copyright of Journal of Electrical & Computer Engineering is the property of Wiley-Blackwell and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) | |
| Database: | Engineering Source |
|
Full text is not displayed to guests.
Login for full access.
|
|
| FullText | Links: – Type: pdflink Text: Availability: 1 |
|---|---|
| Header | DbId: egs DbLabel: Engineering Source An: 188366871 AccessLevel: 6 PubType: Academic Journal PubTypeId: academicJournal PreciseRelevancyScore: 0 |
| IllustrationInfo | |
| Items | – Name: Title Label: Title Group: Ti Data: Generic 5G NR LDPC Encoder Architecture Optimized for Area and Throughput. – Name: Author Label: Authors Group: Au Data: <searchLink fieldCode="AR" term="%22Tarek%2C+Muhammed%22">Tarek, Muhammed</searchLink><relatesTo>1</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Mohamed%2C+Eman%22">Mohamed, Eman</searchLink><relatesTo>2</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22ElSayed%2C+Shaimaa%22">ElSayed, Shaimaa</searchLink><relatesTo>2</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Elashkar%2C+Nahla%22">Elashkar, Nahla</searchLink><relatesTo>3</relatesTo> (AUTHOR)<i> nahlaelazab@eri.sci.eg</i><br /><searchLink fieldCode="AR" term="%22Tripathi%2C+Suman+Lata%22">Tripathi, Suman Lata</searchLink> (AUTHOR) – Name: TitleSource Label: Source Group: Src Data: <searchLink fieldCode="JN" term="%22Journal+of+Electrical+%26+Computer+Engineering%22">Journal of Electrical & Computer Engineering</searchLink>. 9/30/2025, Vol. 2025, p1-18. 18p. – Name: Subject Label: Subjects Group: Su Data: <searchLink fieldCode="DE" term="%225G+networks%22">5G networks</searchLink><br /><searchLink fieldCode="DE" term="%22Channel+coding%22">Channel coding</searchLink><br /><searchLink fieldCode="DE" term="%22Mathematics%22">Mathematics</searchLink><br /><searchLink fieldCode="DE" term="%22Application-specific+integrated+circuits%22">Application-specific integrated circuits</searchLink><br /><searchLink fieldCode="DE" term="%22Encoding%22">Encoding</searchLink><br /><searchLink fieldCode="DE" term="%22Software+architecture%22">Software architecture</searchLink><br /><searchLink fieldCode="DE" term="%22Mechanical+efficiency%22">Mechanical efficiency</searchLink> – Name: Abstract Label: Abstract Group: Ab Data: Physical Downlink Shared Channel (PDSCH) in 5G New Radio (NR) uses LDPC codes as the channel coding solution for their efficient error‐correcting performance and suitability for high‐speed communications. To meet the high‐throughput requirements of the 5G NR technology, this paper discusses different 5G NR LDPC encoder architectures that enable different parallel encoding schemes and optimizes the design for specific metrics. The recent architectural designs might lack effective design metrics that ensure high throughput, low area and gate counts, and full compatibility with the 5G NR standard. The suggested architecture aims to a generic design with flexible controller that is fully compatible with all the supported code block sizes and code rates in the 5G NR standard. The design is implemented in ASIC using NanGate‐15 nm standard cells CMOS technology with The Cadence Genus synthesis solution. The proposed architecture targets high‐throughput encoding operations with a low‐area hardware design. The synthesis of the suggested encoder resulted in a maximum frequency of 1.71 GHz and gate counts of 491.8 K gates with all the code block sizes and code rates in 5G NR standard supported. For the largest code length, the proposed architecture's throughput is up to 451.44 Gbps. Among the discussed previous works, there is one that targets a very high throughput of 257.9 Gbps but implemented using very high gate counts of 1126 K gates for only one code‐word size (25344, 8448). This previous work implements encoding operation in a sub‐matrix‐by‐sub‐matrix encoding scheme. To balance between gate counts and throughput, another previous encoder architecture work, designed for only one code‐word size (23232, 7744), achieved a relatively high throughput of 202.4 Gbps and gate counts of 486.4 K gates. This architecture conducts parallel encoding operation in a row‐by‐row scheme. The results confirmed that the proposed architecture achieves suitable balance between high throughput, gate counts, and 5G NR compatibility compared to the previous works. The postsynthesis results showed a throughput improvement of 123% and 75.04% compared to row‐by‐row and submatrix‐based schemes, respectively. They also show a gate count reduction of 56% and 23.1% compared to submatrix‐based and column‐based schemes, respectively. [ABSTRACT FROM AUTHOR] – Name: AbstractSuppliedCopyright Label: Group: Ab Data: <i>Copyright of Journal of Electrical & Computer Engineering is the property of Wiley-Blackwell and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.) |
| PLink | https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=188366871 |
| RecordInfo | BibRecord: BibEntity: Identifiers: – Type: doi Value: 10.1155/jece/1104969 Languages: – Code: eng Text: English PhysicalDescription: Pagination: PageCount: 18 StartPage: 1 Subjects: – SubjectFull: 5G networks Type: general – SubjectFull: Channel coding Type: general – SubjectFull: Mathematics Type: general – SubjectFull: Application-specific integrated circuits Type: general – SubjectFull: Encoding Type: general – SubjectFull: Software architecture Type: general – SubjectFull: Mechanical efficiency Type: general Titles: – TitleFull: Generic 5G NR LDPC Encoder Architecture Optimized for Area and Throughput. Type: main BibRelationships: HasContributorRelationships: – PersonEntity: Name: NameFull: Tarek, Muhammed – PersonEntity: Name: NameFull: Mohamed, Eman – PersonEntity: Name: NameFull: ElSayed, Shaimaa – PersonEntity: Name: NameFull: Elashkar, Nahla – PersonEntity: Name: NameFull: Tripathi, Suman Lata IsPartOfRelationships: – BibEntity: Dates: – D: 30 M: 09 Text: 9/30/2025 Type: published Y: 2025 Identifiers: – Type: issn-print Value: 20900147 Numbering: – Type: volume Value: 2025 Titles: – TitleFull: Journal of Electrical & Computer Engineering Type: main |
| ResultId | 1 |
