View in EDS

Energy efficient memory architectures for next-generation wearable healthcare devices.

Saved in:
Bibliographic Details
Title: Energy efficient memory architectures for next-generation wearable healthcare devices.
Authors: Garg, Deepak1 (AUTHOR), Sharma, Devendra Kumar2 (AUTHOR) d_k_s1970@yahoo.co.in, Garg, Lalit2 (AUTHOR)
Source: Intelligent Decision Technologies. Nov2025, Vol. 19 Issue 6, p4297-4309. 13p.
Subjects: Wearable technology, Static random access memory, Energy conservation, Power resources management, Applied sciences, Energy consumption, Interdisciplinary research, Semiconductor technology
Abstract: The paper explores low-power design strategies for SRAM cells in wearable and implantable devices (WIDs) to address critical power limitations that hinder further miniaturization. FinFET solves the problem of leakage current (I_Leakage) by improving the challenging power versus performance trade-off. This research develops 7-Transistor SRAM cells based on FinFETs using the Multi Threshold CMOS (MTCMOS) and Upper Self Controllable Voltage Level (USVL) methods. Using 45 nm FinFET technologies, the design and simulation of all design circuits are carried out with Cadence Virtuoso. The work adopts a multi-disciplinary approach, combining device-circuit co-design to achieve ultra-low-power operations suitable for complex tasks in wearable and implantable micro systems. The proposed design shows that the USVL method of a 7T SRAM using FinFET is more effective than the MTCMOS methodology in terms of leakage power and leakage currents. Additionally, among other proposed approaches, a comparative analysis of leakage currents and leakage power is conducted. Key outcomes include significant improvements in leakage power through FinFET-based SRAM cell using USVL technique. This paper contributes to advancing low-leakage wearable/ implantable devices (WIDs) by integrating innovative leakage reduction techniques with cutting-edge low-power circuit designs. The proposed design achieves a minimum leakage current of 10.6 nA and leakage power of 26.98 nW by utilizing USVL approach. Compared to SRAM cells designed with the MTCMOS technique, the proposed method results in approximately 17.8% and 28% reduction in leakage power and leakage current, respectively. The findings pave the way for developing smaller, smarter, and sustainable wearable and implantable devices capable of complex tasks without reliance on batteries. [ABSTRACT FROM AUTHOR]
Copyright of Intelligent Decision Technologies is the property of Sage Publications Inc. and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Description
Abstract:The paper explores low-power design strategies for SRAM cells in wearable and implantable devices (WIDs) to address critical power limitations that hinder further miniaturization. FinFET solves the problem of leakage current (I_Leakage) by improving the challenging power versus performance trade-off. This research develops 7-Transistor SRAM cells based on FinFETs using the Multi Threshold CMOS (MTCMOS) and Upper Self Controllable Voltage Level (USVL) methods. Using 45 nm FinFET technologies, the design and simulation of all design circuits are carried out with Cadence Virtuoso. The work adopts a multi-disciplinary approach, combining device-circuit co-design to achieve ultra-low-power operations suitable for complex tasks in wearable and implantable micro systems. The proposed design shows that the USVL method of a 7T SRAM using FinFET is more effective than the MTCMOS methodology in terms of leakage power and leakage currents. Additionally, among other proposed approaches, a comparative analysis of leakage currents and leakage power is conducted. Key outcomes include significant improvements in leakage power through FinFET-based SRAM cell using USVL technique. This paper contributes to advancing low-leakage wearable/ implantable devices (WIDs) by integrating innovative leakage reduction techniques with cutting-edge low-power circuit designs. The proposed design achieves a minimum leakage current of 10.6 nA and leakage power of 26.98 nW by utilizing USVL approach. Compared to SRAM cells designed with the MTCMOS technique, the proposed method results in approximately 17.8% and 28% reduction in leakage power and leakage current, respectively. The findings pave the way for developing smaller, smarter, and sustainable wearable and implantable devices capable of complex tasks without reliance on batteries. [ABSTRACT FROM AUTHOR]
ISSN:18724981
DOI:10.1177/18724981251370447