EFFECT OF Cu-Cu HYBRID BONDING HEIGHT IN THE 3D STACKED DIE CONFIGURATION: THERMAL-STRUCTURAL ANALYSIS.

Saved in:

Bibliographic Details
Title:	EFFECT OF Cu-Cu HYBRID BONDING HEIGHT IN THE 3D STACKED DIE CONFIGURATION: THERMAL-STRUCTURAL ANALYSIS.
Authors:	ABDUL AZIZ, MOHD SHARIZAL¹, KHOR, C. Y.² cykhor@unimap.edu.my, GOH, Z. L.¹, CHE HALIN, D. S.^3,4, STAMBUŁA, S.⁵, NABIAŁEK, M.⁵
Source:	Archives of Metallurgy & Materials. 2025, Vol. 70 Issue 4, p1785-1790. 6p.
Subjects:	Thermal strain, Reliability of electronics, Simulation methods & models, Thermal stresses, Ansys Inc., Copper wire, Yield stress, Stress concentration
Abstract:	Advanced packaging technologies, such as Intel’s Embedded Multi-Die Interconnect Bridge and Foveros, have revolutionized semiconductor integration by enabling compact, high-performance devices through 3D stacked die configurations. This study focuses on the warpage effects in 3D stacked die configurations using copper-copper (Cu-Cu) hybrid bonding under thermal cyclic conditions, which are critical for ensuring semiconductor device reliability. The research employs ANSYS simulations through Thermal-Structural Coupling to analyze temperature distribution, thermal strain, and Von-Mises stress across different Cu-Cu hybrid bonding heights. Findings indicate uniform heat transfer across thermal cycles, with significant stress concentrations at corner bonding interfaces. Reducing Cu-Cu hybrid bonding height from 0.025 mm to 0.017 mm mitigates thermal strain and stress, with the 0.017 mm height proving optimal for minimizing warpage effects. This research provides insights crucial for enhancing semiconductor packaging reliability. It addresses industry demands for energy-efficient and compact electronic devices and supports industry standards, cost-efficiency, and innovation in semiconductor engineering. [ABSTRACT FROM AUTHOR]
	Copyright of Archives of Metallurgy & Materials is the property of Polish Academy of Sciences and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database:	Engineering Source

Description
Abstract:	Advanced packaging technologies, such as Intel’s Embedded Multi-Die Interconnect Bridge and Foveros, have revolutionized semiconductor integration by enabling compact, high-performance devices through 3D stacked die configurations. This study focuses on the warpage effects in 3D stacked die configurations using copper-copper (Cu-Cu) hybrid bonding under thermal cyclic conditions, which are critical for ensuring semiconductor device reliability. The research employs ANSYS simulations through Thermal-Structural Coupling to analyze temperature distribution, thermal strain, and Von-Mises stress across different Cu-Cu hybrid bonding heights. Findings indicate uniform heat transfer across thermal cycles, with significant stress concentrations at corner bonding interfaces. Reducing Cu-Cu hybrid bonding height from 0.025 mm to 0.017 mm mitigates thermal strain and stress, with the 0.017 mm height proving optimal for minimizing warpage effects. This research provides insights crucial for enhancing semiconductor packaging reliability. It addresses industry demands for energy-efficient and compact electronic devices and supports industry standards, cost-efficiency, and innovation in semiconductor engineering. [ABSTRACT FROM AUTHOR]
ISSN:	17333490
DOI:	10.24425/amm.2025.156262