Porous Silicon and Silicon Nanowires for On-Chip Supercapacitor Electrodes: A Review.

Saved in:
Bibliographic Details
Title: Porous Silicon and Silicon Nanowires for On-Chip Supercapacitor Electrodes: A Review.
Authors: Sedlovets, Daria M.1 (AUTHOR)
Source: Nanomaterials (2079-4991). Dec2025, Vol. 15 Issue 23, p1826. 34p.
Subjects: Porous silicon, Silicon nanowires, Electric capacity, Energy storage, Electrodes, Surface coatings, Supercapacitors, Microelectronics
Abstract: Finding efficient ways to store energy is a current topic both at the macro level and at the microscale. As silicon plates are the main platform for the integration of microelectronic devices, it is reasonable to use the silicon structures as the active materials for on-chip microcapacitors. Porous silicon (pSi) and silicon nanowires (SiNWs) are ideal candidates for planar electrodes because these layers are directly embedded into the silicon wafer. The review contains a brief summary of the formation features of pSi/SiNW and their electrochemical performance. The structural characteristics of the silicon matrix (depth and morphology) that influence capacitive electrode properties are examined comprehensively for the first time. Particular attention is given to additional coatings on the pore/wire surface. Various ways of depositing metal, carbon, and polymer layers are considered in detail. Different approaches to filling the silicon matrix are explored. Focusing on pSi/SiNWs coatings allows us to identify the effect of the structure, crystallinity, and methods of additional layer deposition on capacitance, cycling stability, and charge transport of modified electrodes. Although fabrication processes for planar microcapacitors based on pSi/SiNWs are currently underdeveloped, the specific requirements and possible challenges of on-chip integration are discussed and proposed. [ABSTRACT FROM AUTHOR]
Copyright of Nanomaterials (2079-4991) is the property of MDPI and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Full text is not displayed to guests.
Description
Abstract:Finding efficient ways to store energy is a current topic both at the macro level and at the microscale. As silicon plates are the main platform for the integration of microelectronic devices, it is reasonable to use the silicon structures as the active materials for on-chip microcapacitors. Porous silicon (pSi) and silicon nanowires (SiNWs) are ideal candidates for planar electrodes because these layers are directly embedded into the silicon wafer. The review contains a brief summary of the formation features of pSi/SiNW and their electrochemical performance. The structural characteristics of the silicon matrix (depth and morphology) that influence capacitive electrode properties are examined comprehensively for the first time. Particular attention is given to additional coatings on the pore/wire surface. Various ways of depositing metal, carbon, and polymer layers are considered in detail. Different approaches to filling the silicon matrix are explored. Focusing on pSi/SiNWs coatings allows us to identify the effect of the structure, crystallinity, and methods of additional layer deposition on capacitance, cycling stability, and charge transport of modified electrodes. Although fabrication processes for planar microcapacitors based on pSi/SiNWs are currently underdeveloped, the specific requirements and possible challenges of on-chip integration are discussed and proposed. [ABSTRACT FROM AUTHOR]
ISSN:20794991
DOI:10.3390/nano15231826