View in EDS

Energy Efficient Approximate Multiplier for Error Resilient Applications.

Saved in:
Bibliographic Details
Title: Energy Efficient Approximate Multiplier for Error Resilient Applications.
Authors: Rasoju, Veerabadra Chary1 (AUTHOR) p20180105@hyderabad.bits-pilani.ac.in, Anil Kumar, Uppugunduru1 (AUTHOR) anilkumaruppugundur@gmail.com, Jonnalagadda, Aditya Anirudh1 (AUTHOR) f20200373@hyderabad.bits-pilani.ac.in, Veeramachaneni, Sreehari2 (AUTHOR) srihariy2k4@gmail.com, Ahmed, Syed Ershad1 (AUTHOR) syed@hyderabad.bits-pilani.ac.in
Source: Journal of Circuits, Systems & Computers. 7/30/2026, Vol. 35 Issue 12, p1-16. 16p.
Subjects: Logic design, Verilog (Computer hardware description language), Computer engineering, Fault tolerance (Engineering), Binary operations
Abstract: Approximate computing is an emerging paradigm in computer arithmetic aimed at improving power efficiency by substituting exact computations with approximate ones in applications such as data analytics, deep learning, signal processing and image processing. This work aims to design an approximate multiplication circuit for error resilient applications. This paper proposes an approximation technique and error-correction scheme for unsigned binary multiplication. The approximate multiplier, which is proposed in this paper, is divided into three regions — two approximate and one exact where approximation using OR gates takes place both column-wise and row-wise. The partial product (PP) bits on the most significant bit (MSB) side on the first three rows are approximated in addition to the PP bits on the least significant bit (LSB) side using OR gates instead of exact computation using compressors, saving precious hardware resources. The error due to the approximate region is mitigated using a simple yet efficient error correction scheme. Multiplier designs are implemented using Verilog HDL and synthesized using TSMC 90 nm process node. Hardware synthesis results indicate an improvement of up to 35% in the power-delay product (PDP) in the 8-bit circuit and an improvement of 59% in the 16-bit circuit compared to the existing designs without any significant compromise in the accuracy. [ABSTRACT FROM AUTHOR]
Copyright of Journal of Circuits, Systems & Computers is the property of World Scientific Publishing Company and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Description
Abstract:Approximate computing is an emerging paradigm in computer arithmetic aimed at improving power efficiency by substituting exact computations with approximate ones in applications such as data analytics, deep learning, signal processing and image processing. This work aims to design an approximate multiplication circuit for error resilient applications. This paper proposes an approximation technique and error-correction scheme for unsigned binary multiplication. The approximate multiplier, which is proposed in this paper, is divided into three regions — two approximate and one exact where approximation using OR gates takes place both column-wise and row-wise. The partial product (PP) bits on the most significant bit (MSB) side on the first three rows are approximated in addition to the PP bits on the least significant bit (LSB) side using OR gates instead of exact computation using compressors, saving precious hardware resources. The error due to the approximate region is mitigated using a simple yet efficient error correction scheme. Multiplier designs are implemented using Verilog HDL and synthesized using TSMC 90 nm process node. Hardware synthesis results indicate an improvement of up to 35% in the power-delay product (PDP) in the 8-bit circuit and an improvement of 59% in the 16-bit circuit compared to the existing designs without any significant compromise in the accuracy. [ABSTRACT FROM AUTHOR]
ISSN:02181266
DOI:10.1142/S0218126626500854