Energy‐Efficient and Fast IMPLY‐Based Approximate 4:2 Compressor Applying NAND Gates for Image Processing.
Saved in:
| Title: | Energy‐Efficient and Fast IMPLY‐Based Approximate 4:2 Compressor Applying NAND Gates for Image Processing. |
|---|---|
| Authors: | Asgari, Samane1 (AUTHOR), Reshadinezhad, Mohammad Reza1 (AUTHOR) m.reshadinezhad@eng.ui.ac.ir, Fatemieh, Seyed Erfan1 (AUTHOR), Haddad, Assed Naked1 (AUTHOR) assed@poli.ufrj.br |
| Source: | Journal of Engineering (2314-4912). 6/18/2026, Vol. 2026, p1-12. 12p. |
| Subjects: | NAND gates, Image processing, Memristors, Logic circuits, Power aware computing |
| Abstract: | In modern computing applications, the large amount of data that should be moved around between the main memory and processing unit is an essential bottleneck, resulting in time wastage and significant energy dissipation. Also, transistor downscaling as a solution is impossible because it causes many problems. The issue of changing technology has been raised to overcome these problems. One of these emerging technologies is the memristor, which can serve as both a computing and a memory unit at the same time. Memristors are suitable for in‐memory computing (IMC) applications because they are compatible with memristive crossbar arrays. In addition to changing technology, approximate computing can achieve higher efficiency in error‐tolerant applications. This paper uses memristors and approximate computing, and a material implication (IMPLY)–based serial approximate 4:2 compressor is proposed. The block reduces the computational steps by up to 40.38%, and the maximum energy consumption improvement is 40.74% compared to the serial exact cell. Also, the proposed approximate 4: 2 compressor is applied in the 8‐bit multiplier structure to analyze its application in processing applications. The acceptable reduction of error analysis metrics shows that the accuracy is acceptable. The appropriate functionality of the proposed cell in the image multiplication application is confirmed. [ABSTRACT FROM AUTHOR] |
| Copyright of Journal of Engineering (2314-4912) is the property of Wiley-Blackwell and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) | |
| Database: | Engineering Source |
|
Full text is not displayed to guests.
Login for full access.
|
|
| Abstract: | In modern computing applications, the large amount of data that should be moved around between the main memory and processing unit is an essential bottleneck, resulting in time wastage and significant energy dissipation. Also, transistor downscaling as a solution is impossible because it causes many problems. The issue of changing technology has been raised to overcome these problems. One of these emerging technologies is the memristor, which can serve as both a computing and a memory unit at the same time. Memristors are suitable for in‐memory computing (IMC) applications because they are compatible with memristive crossbar arrays. In addition to changing technology, approximate computing can achieve higher efficiency in error‐tolerant applications. This paper uses memristors and approximate computing, and a material implication (IMPLY)–based serial approximate 4:2 compressor is proposed. The block reduces the computational steps by up to 40.38%, and the maximum energy consumption improvement is 40.74% compared to the serial exact cell. Also, the proposed approximate 4: 2 compressor is applied in the 8‐bit multiplier structure to analyze its application in processing applications. The acceptable reduction of error analysis metrics shows that the accuracy is acceptable. The appropriate functionality of the proposed cell in the image multiplication application is confirmed. [ABSTRACT FROM AUTHOR] |
|---|---|
| ISSN: | 23144904 |
| DOI: | 10.1155/je/9692096 |
