View in EDS

A reconfigurable analog logic architecture based on clar cells for combinational and arithmetic systems.

Saved in:
Bibliographic Details
Title: A reconfigurable analog logic architecture based on clar cells for combinational and arithmetic systems.
Authors: Gonzalez-Contreras, J.1 (AUTHOR) D24061345@chihuahua.tecnm.mx, Lozoya-Ponce, R. E.1 (AUTHOR) ricardo.lp@chihuahua.tecnm.mx, Ontanon-Garcia, L. J.2 (AUTHOR) luis.ontanon@uaslp.mx
Source: Analog Integrated Circuits & Signal Processing. Jul2026, Vol. 128 Issue 1, p1-18. 18p.
Subjects: Boolean functions, Analog computers, Combinational circuits, Numerical functions
Abstract: This work presents a reconfigurable analog logic architecture based on Cell Logic Analog Reconfigurable (CLAR) for the implementation of combinational logic and arithmetic functions. Each CLAR cell performs weighted summation and threshold-based operations using standard analog components, enabling the realization of Boolean logic functions through parameter reconfiguration. A systematic mapping between Boolean functions and analog weighted-sum structures is established, allowing the construction of higher-level building blocks such as adders, subtractors, comparators, and multiplexers. These elements are integrated into a one-bit analog arithmetic–logic unit (ALU), which is validated through simulation and proof-of-concept experimental observations. In addition to functional validation, the work includes an analysis of key performance aspects such as propagation delay, power consumption, and scalability. A comparison with digital, Field-Programmable Analog Arrays based, and emerging analog approaches highlights the trade-offs between flexibility, hardware efficiency, and implementation constraints. Although the proposed architecture is not intended to compete with highly integrated solutions in terms of area or power consumption, it provides a modular, transparent, and accessible platform for rapid prototyping, experimental research, and education in analog computation. The results demonstrate that CLAR-based systems constitute a viable and extensible approach for reconfigurable analog logic and arithmetic design, complementing conventional digital implementations. [ABSTRACT FROM AUTHOR]
Copyright of Analog Integrated Circuits & Signal Processing is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Description
Abstract:This work presents a reconfigurable analog logic architecture based on Cell Logic Analog Reconfigurable (CLAR) for the implementation of combinational logic and arithmetic functions. Each CLAR cell performs weighted summation and threshold-based operations using standard analog components, enabling the realization of Boolean logic functions through parameter reconfiguration. A systematic mapping between Boolean functions and analog weighted-sum structures is established, allowing the construction of higher-level building blocks such as adders, subtractors, comparators, and multiplexers. These elements are integrated into a one-bit analog arithmetic–logic unit (ALU), which is validated through simulation and proof-of-concept experimental observations. In addition to functional validation, the work includes an analysis of key performance aspects such as propagation delay, power consumption, and scalability. A comparison with digital, Field-Programmable Analog Arrays based, and emerging analog approaches highlights the trade-offs between flexibility, hardware efficiency, and implementation constraints. Although the proposed architecture is not intended to compete with highly integrated solutions in terms of area or power consumption, it provides a modular, transparent, and accessible platform for rapid prototyping, experimental research, and education in analog computation. The results demonstrate that CLAR-based systems constitute a viable and extensible approach for reconfigurable analog logic and arithmetic design, complementing conventional digital implementations. [ABSTRACT FROM AUTHOR]
ISSN:09251030
DOI:10.1007/s10470-026-02607-0